summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/Hexagon/early-if-vecpred.ll
Commit message (Expand)AuthorAgeFilesLines
* [Hexagon] New HVX target features.Sumanth Gundapaneni2017-10-181-1/+1
* [Hexagon] Skip blocks that define vector predicate registers in early-ifKrzysztof Parzyszek2017-03-021-0/+37
OpenPOWER on IntegriCloud