summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/CellSPU/vecinsert.ll
Commit message (Collapse)AuthorAgeFilesLines
* Remove the CellSPU port.Eric Christopher2012-11-141-131/+0
| | | | | | Approved by Chris Lattner. llvm-svn: 167984
* Fix SPU to cope with vector insertelement to an undef position.Kalle Raiskila2010-06-091-2/+13
| | | | | | We default to inserting to lane 0. llvm-svn: 105722
* Convert more tests to avoid llvm-as.Dan Gohman2009-09-111-1/+1
| | | | llvm-svn: 81545
* Fix some tests. The grep for "il" was matching "file".Rafael Espindola2008-12-031-2/+2
| | | | llvm-svn: 60485
* CellSPU:Scott Michel2008-12-011-7/+74
| | | | | | | | | - Fix v2[if]64 vector insertion code before IBM files a bug report. - Ensure that zero (0) offsets relative to $sp don't trip an assert (add $sp, 0 gets legalized to $sp alone, tripping an assert) - Shuffle masks passed to SPUISD::SHUFB are now v16i8 or v4i32 llvm-svn: 60358
* - Expand tabs to spaces.Scott Michel2008-03-051-16/+16
| | | | | | | | - select_bits.ll now fully functional now that PR1993 is closed. It was previously broken by refactoring in SPUInstrInfo.td and using multiclasses. - Same for eqv.ll llvm-svn: 47972
* remove extraneous &&'s from tests, as Scott is apparently not going to.Chris Lattner2008-01-181-12/+12
| | | | llvm-svn: 46173
* Two more test cases: or_ops.ll (arithmetic or operations) and vecinsert.llScott Michel2007-12-191-0/+53
(vector insertions) llvm-svn: 45216
OpenPOWER on IntegriCloud