summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/AVR/zext.ll
Commit message (Collapse)AuthorAgeFilesLines
* [AVR] Fix the test suite after r326500.Dylan McKay2018-03-051-1/+1
| | | | | | r326500 subtly changed the way the instructions are printed. llvm-svn: 326742
* [AVR] Use the short form of 'clr <reg>'Dylan McKay2017-11-241-5/+5
| | | | | | | r318895 made it so that the simpler instruction aliases are printed rather than their expanded form. llvm-svn: 318954
* [AVR] Add the pseudo instruction expansion passDylan McKay2016-11-161-0/+31
Summary: A lot of the pseudo instructions are required because LLVM assumes that all integers of the same size as the pointer size are legal. This means that it will not currently expand 16-bit instructions to their 8-bit variants because it thinks 16-bit types are legal for the operations. This also adds all of the CodeGen tests that required the pass to run. Reviewers: arsenm, kparzysz Subscribers: wdng, mgorny, modocache, llvm-commits Differential Revision: https://reviews.llvm.org/D26577 llvm-svn: 287162
OpenPOWER on IntegriCloud