summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/ARM/vecreduce-fadd-legalization-soft-float.ll
Commit message (Collapse)AuthorAgeFilesLines
* [ARM] Expand vector reduction intrinsics on soft floatNikita Popov2020-02-051-0/+63
Followup to D73135. If the target doesn't have hard float (default for ARM), then we assert when trying to soften the result of vector reduction intrinsics. This patch marks these for expansion as well. (A bit odd to use vectors on a target without hard float ... but that's where you end up if you expose target-independent vector types.) Differential Revision: https://reviews.llvm.org/D73854 (cherry picked from commit 1cc4f8d17247cd9be88addd75d060f9321b6f8b0)
OpenPOWER on IntegriCloud