summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/ARM/swifterror.ll
Commit message (Expand)AuthorAgeFilesLines
* [ARM] Make -mcpu=generic schedule for an in-order core (Cortex-A8).Kristof Beyls2017-06-281-26/+26
* ISel: Fix FastISel of swifterror valuesArnold Schwaighofer2017-06-151-0/+28
* swiftcc: Don't emit tail calls from callers with swifterror parametersArnold Schwaighofer2017-02-131-0/+15
* SwiftCC: swifterror register cannot be as the base registerArnold Schwaighofer2017-02-091-77/+77
* Recommit: ARM: sort register lists by encoding in push/pop instructions.Tim Northover2016-11-141-4/+4
* Revert "ARM: sort register lists by encoding in push/pop instructions."Tim Northover2016-11-141-4/+4
* ARM: sort register lists by encoding in push/pop instructions.Tim Northover2016-11-141-4/+4
* Make swift calling convention test specific to armv7Arnold Schwaighofer2016-10-281-67/+65
* More swift calling convention testsArnold Schwaighofer2016-10-281-0/+121
* swifterror: Don't compute swifterror vregs during instruction selectionArnold Schwaighofer2016-10-071-13/+16
* Disable tail calls if there is an swifterror argumentArnold Schwaighofer2016-09-211-0/+12
* Swift Calling Convention: swifterror target support.Manman Ren2016-04-111-0/+381
OpenPOWER on IntegriCloud