summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/ARM/smlald0.ll
Commit message (Collapse)AuthorAgeFilesLines
* [ARM][NFC] Delete original smlad testsSam Parker2019-03-121-173/+0
| | | | | | Because I don't understand svn. llvm-svn: 355908
* [ARM] Prevent parallel macs for unsigned valuesSam Parker2018-11-261-0/+41
| | | | | | | | | | | | Both zext and sext are currently allowed during the search for narrow sequences and sexts operands are later added to the mac candidates. But operands of muls are also added, without checking whether they're sext or zext, which means we can generate a signed smlad when we shouldn't. Differential Revision: https://reviews.llvm.org/D54790 llvm-svn: 347542
* Revert r344693 ("[ARM] bottom-top mul support in ARMParallelDSP")Eli Friedman2018-10-181-0/+132
| | | | | | | Still causing failures on the polly-aosp buildbot; I'll follow up with a reduced testcase. llvm-svn: 344752
* [ARM] bottom-top mul support in ARMParallelDSPSam Parker2018-10-171-132/+0
| | | | | | | | | | | | | | Previously reverted in rL343082. Original commit message: On failing to find sequences that can be converted into dual macs, try to find sequential 16-bit loads that are used by muls which we can then use smultb, smulbt, smultt with a wide load. Differential Revision: https://reviews.llvm.org/D51983 llvm-svn: 344693
* [ARM] Add smlald support in ARMParallelDSPSam Parker2018-09-111-0/+132
Search from i64 reducing phis, as well as i32, to allow the generation of smlald instructions. Differential Revision: https://reviews.llvm.org/D51101 llvm-svn: 341941
OpenPOWER on IntegriCloud