summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/ARM/machine-verifier.mir
Commit message (Collapse)AuthorAgeFilesLines
* [ARM] Add MachineVerifier logic for some Thumb1 instructions.Eli Friedman2019-03-151-0/+22
tMOVr and tPUSH/tPOP/tPOP_RET have register constraints which can't be expressed in TableGen, so check them explicitly. I've unfortunately run into issues with both of these recently; hopefully this saves some time for someone else in the future. Differential Revision: https://reviews.llvm.org/D59383 llvm-svn: 356303
OpenPOWER on IntegriCloud