summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/ARM/loop-indexing.ll
Commit message (Collapse)AuthorAgeFilesLines
* [ARM] Run ARMParallelDSP in the IRPasses phaseSam Parker2019-03-141-3/+3
| | | | | | | | | Run EarlyCSE before ParallelDSP and do this in the backend IR opt phase. Differential Revision: https://reviews.llvm.org/D59257 llvm-svn: 356130
* [NFC][ARM] Simplify loop-indexing codegen testSam Parker2019-02-111-107/+34
| | | | | | | Remove unnecessary offset checks, CHECK-BASE checks and add some extra -NOT checks and TODO comments. llvm-svn: 353689
* [LSR] Generate cross iteration indexesSam Parker2019-02-071-0/+1190
Modify GenerateConstantOffsetsImpl to create offsets that can be used by indexed addressing modes. If formulae can be generated which result in the constant offset being the same size as the recurrence, we can generate a pre-indexed access. This allows the pointer to be updated via the single pre-indexed access so that (hopefully) no add/subs are required to update it for the next iteration. For small cores, this can significantly improve performance DSP-like loops. Differential Revision: https://reviews.llvm.org/D55373 llvm-svn: 353403
OpenPOWER on IntegriCloud