summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/ARM/illegal-bitfield-loadstore.ll
Commit message (Expand)AuthorAgeFilesLines
* [ARM] Adjust AND immediates to make them cheaper to select.Eli Friedman2018-08-101-3/+1
* [CodeGen] Unify MBB reference format in both MIR and debug outputFrancis Visoiu Mistrih2017-12-041-12/+12
* Re-land MachineInstr: Reason locally about some memory objects before going t...Balaram Makam2017-08-301-2/+2
* Revert "MachineInstr: Reason locally about some memory objects before going t...Balaram Makam2017-08-161-2/+2
* MachineInstr: Reason locally about some memory objects before going to AA.Balaram Makam2017-08-141-2/+2
* [ARM] Make -mcpu=generic schedule for an in-order core (Cortex-A8).Kristof Beyls2017-06-281-3/+3
* [SelectionDAG] Remove redundant stores more aggressively.Eli Friedman2017-03-171-2/+1
* In visitSTORE, always use FindBetterChain, rather than only when UseAA is ena...Nirav Dave2017-03-141-57/+29
* [DAGCombine] Simplify ISD::AND in GetDemandedBits.Eli Friedman2017-03-081-49/+28
* [SDAG] Revert r296476 (and r296486, r296668, r296690).Chandler Carruth2017-03-031-16/+38
* In visitSTORE, always use FindBetterChain, rather than only when UseAA is ena...Nirav Dave2017-02-281-38/+16
* Revert "In visitSTORE, always use FindBetterChain, rather than only when UseA...Nirav Dave2017-02-261-16/+38
* In visitSTORE, always use FindBetterChain, rather than only when UseAA is ena...Nirav Dave2017-02-251-38/+16
* Add some testcases for bitfields with illegal widths.Eli Friedman2017-02-241-0/+234
OpenPOWER on IntegriCloud