summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/ARM/cortexr52-misched-basic.ll
Commit message (Expand)AuthorAgeFilesLines
* [ARM] Enable misched for R52.David Green2018-04-271-1/+1
* [CodeGen] Unify MBB reference format in both MIR and debug outputFrancis Visoiu Mistrih2017-12-041-2/+2
* [ARM] Make -mcpu=generic schedule for an in-order core (Cortex-A8).Kristof Beyls2017-06-281-2/+2
* CodeGen: Rename DEBUG_TYPE to match passnamesMatthias Braun2017-05-251-2/+2
* [ARM] Add machine scheduler for Cortex-R52 Javed Absar2016-11-151-0/+39
OpenPOWER on IntegriCloud