summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/ARM/armv8.2a-fp16-vector-intrinsics.ll
Commit message (Collapse)AuthorAgeFilesLines
* [ARM][FIX] Add missing f16.lane.vldN/vstN loweringDiogo N. Sampaio2019-04-231-0/+112
| | | | | | | | | | | | | | | | | | Summary: Add missing D and Q lane VLDSTLane lowering for fp16 elements. Reviewers: efriedma, kosarev, SjoerdMeijer, ostannard Reviewed By: efriedma Subscribers: javed.absar, kristof.beyls, llvm-commits Tags: #llvm Differential Revision: https://reviews.llvm.org/D60874 llvm-svn: 358962
* [ARM] [FIX] Add missing f16 vector operations loweringDiogo N. Sampaio2019-04-101-0/+36
| | | | | | | | | | | | | | | | | | | | Summary: Add missing <8xhalf> shufflevectors pattern, when using concat_vector dag node. As well, allows <8xhalf> and <4xhalf> vldup1 operations. These instructions are required for v8.2a fp16 lowering of vmul_n_f16, vmulq_n_f16 and vmulq_lane_f16 intrinsics. Reviewers: olista01, pbarrio, LukeGeeson, efriedma Reviewed By: efriedma Subscribers: efriedma, javed.absar, kristof.beyls, llvm-commits Tags: #llvm Differential Revision: https://reviews.llvm.org/D60319 llvm-svn: 358081
* [ARM] Added FP16 VREV Vector Instrinsic CodeGen supportLuke Geeson2018-08-131-13/+11
| | | | llvm-svn: 339546
* [ARM] FP16: codegen support for VTRNSjoerd Meijer2018-08-091-19/+23
| | | | | | Differential Revision: https://reviews.llvm.org/D50454 llvm-svn: 339340
* [ARM] FP16: codegen support for VEXTSjoerd Meijer2018-08-081-12/+18
| | | | | | Differential Revision: https://reviews.llvm.org/D50427 llvm-svn: 339241
* [ARM] FP16: vector vmov and vdup supportSjoerd Meijer2018-08-081-52/+72
| | | | | | | | This adds codegen support for the vmov_n_f16 and vdup_n_f16 variants. Differential Revision: https://reviews.llvm.org/D50329 llvm-svn: 339238
* [ARM] FP16: vector VMUL variantsSjoerd Meijer2018-08-081-34/+44
| | | | | | | | This adds codegen support for the vmul_lane_f16 and vmul_n_f16 variants. Differential Revision: https://reviews.llvm.org/D50326 llvm-svn: 339232
* [ARM] FP16: support vector INT_TO_FP and FP_TO_INTSjoerd Meijer2018-08-081-43/+65
| | | | | | | | This adds codegen support for the different vcvt_f16 variants. Differential Revision: https://reviews.llvm.org/D50393 llvm-svn: 339227
* [ARM] FP16: support the vector vmin and vmax variantsSjoerd Meijer2018-08-081-32/+48
| | | | | | Differential Revision: https://reviews.llvm.org/D50238 llvm-svn: 339221
* [ARM] FP16: codegen support for VACGTSjoerd Meijer2018-08-071-27/+17
| | | | | | Differential Revision: https://reviews.llvm.org/D50236 llvm-svn: 339148
* [ARM] FP16: support vector zip and unzipSjoerd Meijer2018-08-031-36/+48
| | | | | | | | This is addressing PR38404. Differential Revision: https://reviews.llvm.org/D50186 llvm-svn: 338835
* [ARM] FP16: support VFMASjoerd Meijer2018-08-031-24/+38
| | | | | | This is addressing PR38404. llvm-svn: 338830
* [ARM][NFC] Follow up of r338568Sjoerd Meijer2018-08-021-75/+120
| | | | | | I disabled more tests than necessary, this enables them. llvm-svn: 338717
* [ARM] Armv8.2-A FP16 vector intrinsics testsSjoerd Meijer2018-08-011-0/+1148
Clang support for the Armv8.2-A FP16 vector intrinsic was committed in rC328277, but this was never followed up, i.e. the LLVM part is missing. I've raised PR38404, and this is the first step to address this. I.e., this adds tests for the Armv8.2-A FP16 vector intrinsic, and thus shows which intrinsics already work, and which need further work. Differential Revision: https://reviews.llvm.org/D50142 llvm-svn: 338568
OpenPOWER on IntegriCloud