summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/AMDGPU/waitcnt-permute.mir
Commit message (Collapse)AuthorAgeFilesLines
* [AMDGPU][Waitcnt] Update a few tests to use default waitcnt pass ↵Mark Searles2018-04-271-1/+1
| | | | | | | | (si-insert-waitcnts) rather than old pass (si-insert-waits); this is a small step towards the overall goal of removing the old waitcnt pass, which is no longer maintained. Differential Revision: https://reviews.llvm.org/D46154 llvm-svn: 331062
* Followup on Proposal to move MIR physical register namespace to '$' sigil.Puyan Lotfi2018-01-311-7/+7
| | | | | | | | | | | | Discussed here: http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html In preparation for adding support for named vregs we are changing the sigil for physical registers in MIR to '$' from '%'. This will prevent name clashes of named physical register with named vregs. llvm-svn: 323922
* AMDGPU: Remove unnecessary IR from MIR testsMatt Arsenault2017-07-061-12/+0
| | | | llvm-svn: 307311
* [AMDGPU] Fix bugs in new waitcnt pass. Add test.Mark Searles2017-05-311-0/+33
- new waitcnt pass remains off by default; -enable-si-insert-waitcnts=1 to enable it - fix handling of PERMUTE ops - fix insertion of waitcnt instrs at function begin/end ( port of analogous code that was added to old waitcnt pass ) - add new test Differential Revision: https://reviews.llvm.org/D33114 llvm-svn: 304311
OpenPOWER on IntegriCloud