Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | [AMDGPU] Remove FeatureVGPRSpilling | Scott Linder | 2018-10-31 | 1 | -3/+3 |
* | AMDGPU: Remove remnants of old address space mapping | Matt Arsenault | 2018-08-31 | 1 | -3/+3 |
* | AMDGPU/GCN: Bring processors in sync with AMDGPUUsage | Konstantin Zhuravlyov | 2017-12-08 | 1 | -1/+1 |
* | CodeGen: Fix pointer info in SplitVecOp_EXTRACT_VECTOR_ELT/SplitVecRes_INSERT... | Yaxun Liu | 2017-12-02 | 1 | -3/+3 |
* | AMDGPU: Figure out private memory regs after lowering | Matt Arsenault | 2017-07-18 | 1 | -26/+46 |
* | AMDGPU: Allow SIShrinkInstructions to fold FrameIndexes | Matt Arsenault | 2017-07-10 | 1 | -4/+2 |
* | AMDGPU: Allow SIShrinkInstructions to work in non-SSA | Matt Arsenault | 2017-07-10 | 1 | -2/+2 |
* | [AMDGPU] Untangle SDWA pass from SIShrinkInstructions | Stanislav Mekhanoshin | 2017-06-03 | 1 | -2/+4 |
* | [AMDGPU] Allow SDWA in instructions with immediates and SGPRs | Stanislav Mekhanoshin | 2017-05-30 | 1 | -4/+2 |
* | AMDGPU: GFX9 GS and HS shaders always have the scratch wave offset in SGPR5 | Marek Olsak | 2017-05-04 | 1 | -0/+103 |