summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/AMDGPU/mad-combine.ll
Commit message (Collapse)AuthorAgeFilesLines
* AMDGPU: Fix -enable-var-scope violationsMatt Arsenault2017-11-121-6/+9
| | | | llvm-svn: 318004
* AMDGPU: Allow SIShrinkInstructions to work in non-SSAMatt Arsenault2017-07-101-53/+53
| | | | | | | | Immediates can be folded as long as the immediate is a vreg. Also undo commuting instructions if it didn't fold an immediate. llvm-svn: 307575
* AMDGPU: Mark all unspecified CC functions in tests as amdgpu_kernelMatt Arsenault2017-03-211-14/+14
| | | | | | | | | | | | Currently the default C calling convention functions are treated the same as compute kernels. Make this explicit so the default calling convention can be changed to a non-kernel. Converted with perl -pi -e 's/define void/define amdgpu_kernel void/' on the relevant test directories (and undoing in one place that actually wanted a non-kernel). llvm-svn: 298444
* [DAGCombine] require UnsafeFPMath for re-association of additionNicolai Haehnle2017-01-311-42/+45
| | | | | | | | | | | | | | | | | | | Summary: The affected transforms all implicitly use associativity of addition, for which we usually require unsafe math to be enabled. The "Aggressive" flag is only meant to convey information about the performance of the fused ops relative to a fmul+fadd sequence. Fixes Bug 31626. Reviewers: spatel, hfinkel, mehdi_amini, arsenm, tstellarAMD Subscribers: jholewinski, nemanjai, wdng, llvm-commits Differential Revision: https://reviews.llvm.org/D28675 llvm-svn: 293635
* AMDGPU: Fold fneg into fmulMatt Arsenault2017-01-121-8/+8
| | | | | | Patch mostly by Fiona Glaser llvm-svn: 291732
* AMDGPU/SI: Enable the post-ra schedulerTom Stellard2016-04-301-4/+4
| | | | | | | | | | | | | | Summary: This includes a hazard recognizer implementation to replace some of the hazard handling we had during frame index elimination. Reviewers: arsenm Subscribers: qcolombet, arsenm, llvm-commits Differential Revision: http://reviews.llvm.org/D18602 llvm-svn: 268143
* AMDGPU: Add volatile to test loads and storesMatt Arsenault2016-04-121-65/+65
| | | | | | | | When the memory vectorizer is enabled, these tests break. These tests don't really care about the memory instructions, and it's easier to write check lines with the unmerged loads. llvm-svn: 266071
* AMDGPU: Remove some old intrinsic uses from testsMatt Arsenault2016-02-111-15/+15
| | | | llvm-svn: 260493
* AMDGPU/SI: Select mad patterns to v_mac_f32Tom Stellard2015-07-131-10/+15
| | | | | | | | | The two-address instruction pass will convert these back to v_mad_f32 if necessary. Differential Revision: http://reviews.llvm.org/D11060 llvm-svn: 242038
* R600 -> AMDGPU renameTom Stellard2015-06-131-0/+567
llvm-svn: 239657
OpenPOWER on IntegriCloud