summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/AMDGPU/fold-operands-remove-m0-redef.mir
Commit message (Collapse)AuthorAgeFilesLines
* AMDGPU: Erase redundant redefs of m0 in SIFoldOperandsMatt Arsenault2019-10-211-0/+366
Only handle simple inter-block redefs of m0 to the same value. This avoids interference from redefs of m0 in SILoadStoreOptimzer. I was initially teaching that pass to ignore redefs of m0, but having them not exist beforehand is much simpler. This is in preparation for deleting the current special m0 handling in SIFixSGPRCopies to allow the register coalescer to handle the difficult cases. llvm-svn: 375449
OpenPOWER on IntegriCloud