summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/AMDGPU/fdiv.f16.ll
Commit message (Collapse)AuthorAgeFilesLines
* [AMDGPU] gfx1010: use fmac instructionsStanislav Mekhanoshin2019-05-041-59/+60
| | | | | | Differential Revision: https://reviews.llvm.org/D61527 llvm-svn: 359959
* Utilize new SDNode flag functionality to expand current support for fdivMichael Berg2018-06-151-2/+2
| | | | | | | | | | | | | | Summary: This patch originated from D46562 and is a proper subset, with some issues addressed. Reviewers: spatel, hfinkel, wristow, arsenm Reviewed By: spatel Subscribers: wdng, nhaehnle Differential Revision: https://reviews.llvm.org/D47954 llvm-svn: 334862
* [AMDGPU] Fixed V_DIV_FIXUP_F16 selection on GFX9Stanislav Mekhanoshin2018-03-091-58/+59
| | | | | | | | GFX9 should select opsel version. Differential Revision: https://reviews.llvm.org/D44279 llvm-svn: 327106
* AMDGPU: Allow SIShrinkInstructions to work in non-SSAMatt Arsenault2017-07-101-3/+3
| | | | | | | | Immediates can be folded as long as the immediate is a vreg. Also undo commuting instructions if it didn't fold an immediate. llvm-svn: 307575
* AMDGPU: Mark all unspecified CC functions in tests as amdgpu_kernelMatt Arsenault2017-03-211-12/+12
| | | | | | | | | | | | Currently the default C calling convention functions are treated the same as compute kernels. Make this explicit so the default calling convention can be changed to a non-kernel. Converted with perl -pi -e 's/define void/define amdgpu_kernel void/' on the relevant test directories (and undoing in one place that actually wanted a non-kernel). llvm-svn: 298444
* AMDGPU: Constant fold rcp nodeMatt Arsenault2017-03-081-0/+36
| | | | | | | When doing arcp optimization with a constant denominator, this was leaving behind rcps with constant inputs. llvm-svn: 297248
* Enable FeatureFlatForGlobal on Volcanic IslandsMatt Arsenault2017-01-241-2/+2
| | | | | | | | | | | This switches to the workaround that HSA defaults to for the mesa path. This should be applied to the 4.0 branch. Patch by Vedran Miletić <vedran@miletic.net> llvm-svn: 292982
* AMDGPU: Allow rcp and rsq usage with f16Matt Arsenault2016-12-221-10/+180
| | | | llvm-svn: 290302
* AMDGPU: Custom lower f16 fdivMatt Arsenault2016-12-221-16/+28
| | | | llvm-svn: 290301
* [AMDGPU] Add f16 support (VI+)Konstantin Zhuravlyov2016-11-131-0/+31
Differential Revision: https://reviews.llvm.org/D25975 llvm-svn: 286753
OpenPOWER on IntegriCloud