summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-frame-index.mir
Commit message (Collapse)AuthorAgeFilesLines
* AMDGPU: Relax 32-bit SGPR register classMatt Arsenault2019-10-181-1/+1
| | | | | | | | | | | Mostly use SReg_32 instead of SReg_32_XM0 for arbitrary values. This will allow the register coalescer to do a better job eliminating copies to m0. For GlobalISel, as a terrible hack, use SGPR_32 for things that should use SCC until booleans are solved. llvm-svn: 375267
* AMDGPU/GlobalISel: Select G_FRAME_INDEXMatt Arsenault2019-07-011-0/+38
llvm-svn: 364789
OpenPOWER on IntegriCloud