summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/AArch64/sve-int-arith.ll
Commit message (Collapse)AuthorAgeFilesLines
* [AArch64][SVE] Add patterns for some integer vector instructionsEhsan Amiri2019-10-301-0/+216
Add pattern matching for SVE vector instructions: -- add, sub, and, or, xor instructions -- sqadd, uqadd, sqsub, uqsub target-independent intrinsics -- bic intrinsics -- predicated add, sub, subr intrinsics Patch Review: https://reviews.llvm.org/D69128 Patch authored by: dancgr (Danilo Carvalho Grael)
OpenPOWER on IntegriCloud