summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/AArch64/sve-int-arith-pred.ll
Commit message (Collapse)AuthorAgeFilesLines
* [AArch64][SVE] Add remaining patterns and intrinsics for add/sub/mad patternsDanilo Carvalho Grael2019-11-061-5/+268
| | | | | | | | | | | Add pattern matching and intrinsics for the following instructions: predicated orr, eor, and, bic predicated mul, smulh, umulh, sdiv, udiv, sdivr, udivr predicated smax, umax, smin, umin, sabd, uabd mad, msb, mla, mls https://reviews.llvm.org/D69588
* [AArch64][SVE] Add patterns for some integer vector instructionsEhsan Amiri2019-10-301-0/+143
Add pattern matching for SVE vector instructions: -- add, sub, and, or, xor instructions -- sqadd, uqadd, sqsub, uqsub target-independent intrinsics -- bic intrinsics -- predicated add, sub, subr intrinsics Patch Review: https://reviews.llvm.org/D69128 Patch authored by: dancgr (Danilo Carvalho Grael)
OpenPOWER on IntegriCloud