summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/AArch64/sdag-store-merging-bug.ll
Commit message (Collapse)AuthorAgeFilesLines
* [AArch64] auto-generate complete test checks; NFCSanjay Patel2019-05-291-9/+11
| | | | llvm-svn: 361908
* [AArch64][DAGCombiner]: change -stop-after=isel to instruction-selectFangrui Song2018-10-021-1/+1
| | | | | | | "isel" is registered by AMDGPU. The test will break if the AMDGPU target is not built. llvm-svn: 343553
* DAGCombiner: StoreMerging: Fix bad index calculating when adjusting ↵Matthias Braun2018-10-011-0/+20
mismatching vector types This fixes a case of bad index calculation when merging mismatching vector types. This changes the existing code to just use the existing extract_{subvector|element} and a bitcast (instead of bitcast first and then newly created extract_xxx) so we don't need to adjust any indices in the first place. rdar://44584718 Differential Revision: https://reviews.llvm.org/D52681 llvm-svn: 343493
OpenPOWER on IntegriCloud