summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/AArch64/neon-simd-shift.ll
Commit message (Collapse)AuthorAgeFilesLines
* AArch64/ARM64: remove AArch64 from tree prior to renaming ARM64.Tim Northover2014-05-241-1557/+0
| | | | | | | | | | | | | | | | I'm doing this in two phases for a better "git blame" record. This commit removes the previous AArch64 backend and redirects all functionality to ARM64. It also deduplicates test-lines and removes orphaned AArch64 tests. The next step will be "git mv ARM64 AArch64" and rewire most of the tests. Hopefully LLVM is still functional, though it would be even better if no-one ever had to care because the rename happens straight afterwards. llvm-svn: 209576
* AArch64/ARM64: enable various AArch64 tests on ARM64.Tim Northover2014-04-221-0/+1
| | | | llvm-svn: 206877
* AArch64: add newline to end of test files.Tim Northover2014-04-141-1/+1
| | | | | | Should be no other change. llvm-svn: 206174
* [AArch64]Add missing floating point convert, round and misc intrinsics.Hao Liu2013-12-031-0/+32
| | | | | | E.g. int64x1_t vcvt_s64_f64(float64x1_t a) -> FCVTZS Dd, Dn llvm-svn: 196210
* Inplement aarch64 neon instructions in AdvSIMD(shift). About 24 shift ↵Hao Liu2013-09-041-0/+1524
instructions: sshr,ushr,ssra,usra,srshr,urshr,srsra,ursra,sri,shl,sli,sqshlu,sqshl,uqshl,shrn,sqrshrun,sqshrn,uqshr,sqrshrn,uqrshrn,sshll,ushll and 4 convert instructions: scvtf,ucvtf,fcvtzs,fcvtzu llvm-svn: 189925
OpenPOWER on IntegriCloud