summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/AArch64/machine-zero-copy-remove.mir
Commit message (Collapse)AuthorAgeFilesLines
* Followup on Proposal to move MIR physical register namespace to '$' sigil.Puyan Lotfi2018-01-311-212/+212
| | | | | | | | | | | | Discussed here: http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html In preparation for adding support for named vregs we are changing the sigil for physical registers in MIR to '$' from '%'. This will prevent name clashes of named physical register with named vregs. llvm-svn: 323922
* [AArch64] Redundant Copy Elimination - remove more zero copies.Chad Rosier2017-07-231-0/+565
This patch removes unnecessary zero copies in BBs that are targets of b.eq/b.ne and we know the result of the compare instruction is zero. For example, BB#0: subs w0, w1, w2 str w0, [x1] b.ne .LBB0_2 BB#1: mov w0, wzr ; <-- redundant str w0, [x2] .LBB0_2 Differential Revision: https://reviews.llvm.org/D35075 llvm-svn: 308849
OpenPOWER on IntegriCloud