summaryrefslogtreecommitdiffstats
path: root/llvm/test/Bitcode/memInstructions.3.2.ll
Commit message (Expand)AuthorAgeFilesLines
* Enhance synchscope representationKonstantin Zhuravlyov2017-07-111-52/+52
* [opaque pointer type] Add textual IR support for explicit type parameter to g...David Blaikie2015-03-131-1/+1
* [opaque pointer type] Add textual IR support for explicit type parameter to l...David Blaikie2015-02-271-64/+64
* [opaque pointer type] Add textual IR support for explicit type parameter to g...David Blaikie2015-02-271-6/+6
* verify-uselistorder: Force -preserve-bc-use-list-orderDuncan P. N. Exon Smith2014-08-191-1/+1
* verify-uselistorder: Change the default -num-shuffles=5Duncan P. N. Exon Smith2014-07-311-1/+1
* Rename llvm-uselistorder => verify-uselistorderDuncan P. N. Exon Smith2014-07-301-1/+1
* Bitcode: Correctly compare a Use against itselfDuncan P. N. Exon Smith2014-07-291-0/+1
* Fix line-endings, NFCDuncan P. N. Exon Smith2014-07-291-328/+328
* IR: add "cmpxchg weak" variant to support permitted failure.Tim Northover2014-06-131-20/+40
* IR: add a second ordering operand to cmpxhg for failureTim Northover2014-03-111-40/+40
* Ensure bitcode encoding of instructions and their operands stays stable.Michael Kuperstein2014-03-021-0/+308
OpenPOWER on IntegriCloud