summaryrefslogtreecommitdiffstats
path: root/llvm/lib
Commit message (Collapse)AuthorAgeFilesLines
...
* emit some simple (and probably incorrect) fixups for symbolicChris Lattner2010-02-101-34/+32
| | | | | | displacement values. llvm-svn: 95773
* keep track of what the current byte being emitted isChris Lattner2010-02-101-74/+87
| | | | | | throughout the X86 encoder. llvm-svn: 95771
* simplify displacement handling, emit displacements by-operandChris Lattner2010-02-101-50/+19
| | | | | | even for the immediate case. No functionality change. llvm-svn: 95770
* Canonicalize sizeof and alignof on pointer types to a canonicalDan Gohman2010-02-101-0/+19
| | | | | | pointer type. llvm-svn: 95769
* MC: Switch MCFixup to just hold an MCExpr pointer instead of index into theDaniel Dunbar2010-02-102-5/+9
| | | | | | MCInst it came from. llvm-svn: 95767
* Now that ShrinkDemandedOps() is separated out from DAG combine. It sometimes ↵Evan Cheng2010-02-101-1/+18
| | | | | | leave some obvious nops which dag combine used to clean up afterwards e.g. (trunk (ext n)) -> n. Look for them and squash them. llvm-svn: 95757
* llvm-mc: Remove --show-fixups and always show as part of --show-encoding.Daniel Dunbar2010-02-101-19/+6
| | | | | | Also, fix a silly memory leak. llvm-svn: 95752
* Rewrite loop to suit Chris' preference.Dale Johannesen2010-02-101-16/+19
| | | | llvm-svn: 95749
* fix a layering violation: VirtRegRewriter.cpp shouldn't use AsmPrinter.h.Chris Lattner2010-02-102-5/+4
| | | | llvm-svn: 95748
* Remove duplicated #include.Evan Cheng2010-02-101-1/+0
| | | | llvm-svn: 95747
* Emit an error for illegal inline asm constraint (which uses illegal type) ↵Evan Cheng2010-02-102-1/+14
| | | | | | rather than asserting. llvm-svn: 95746
* fix missing #includes.Chris Lattner2010-02-103-1/+3
| | | | llvm-svn: 95745
* daniel *really* likes fixups!Chris Lattner2010-02-101-0/+1
| | | | llvm-svn: 95742
* Improve comments a even more.Bill Wendling2010-02-101-3/+3
| | | | llvm-svn: 95740
* Skip DBG_VALUE many places in live intervals andDale Johannesen2010-02-102-38/+57
| | | | | | | | | register coalescing. This fixes many crashes and places where debug info affects codegen (when dbg.value is lowered to machine instructions, which it isn't yet in TOT). llvm-svn: 95739
* Move verbose asm instruction comments to using MCStreamer.Chris Lattner2010-02-101-74/+61
| | | | | | | | | | | | The major win of this is that the code is simpler and they print on the same line as the instruction again: movl %eax, 96(%esp) ## 4-byte Spill movl 96(%esp), %eax ## 4-byte Reload cmpl 92(%esp), %eax ## 4-byte Folded Reload jl LBB7_86 llvm-svn: 95738
* Improve comments a bit more.Bill Wendling2010-02-101-4/+4
| | | | llvm-svn: 95737
* more comment updatesDale Johannesen2010-02-101-2/+2
| | | | llvm-svn: 95736
* Add isDebug argument to ChangeToRegister; this preventsDale Johannesen2010-02-101-1/+3
| | | | | | the field from being used uninitialized later in some cases. llvm-svn: 95735
* print all the newlines at the end of instructions withChris Lattner2010-02-1012-23/+27
| | | | | | OutStreamer.AddBlankLine instead of textually. llvm-svn: 95734
* IntegerValType holds a uint32_t, so its constructor should take a uint32_t. ↵Kenneth Uildriks2010-02-101-1/+1
| | | | | | This allows it to be properly initialized with bit widths > 65535 llvm-svn: 95731
* Fix comments to reflect renaming elsewhere.Dale Johannesen2010-02-103-4/+4
| | | | llvm-svn: 95730
* Fix the encoding of the movntdqa X86 instruction. It was missing the 0x66Kevin Enderby2010-02-101-1/+2
| | | | | | prefix which is part of the opcode encoding. llvm-svn: 95729
* Add ability for MCInstPrinters to add comments for instructions.Chris Lattner2010-02-102-1/+9
| | | | | | | | | Enhance the x86 backend to show the hex values of immediates in comments when they are large. For example: movl $1072693248, 4(%esp) ## imm = 0x3FF00000 llvm-svn: 95728
* TableGen fragment refactoring.David Greene2010-02-093-50/+68
| | | | | | | | | Move some utility TableGen defs, classes, etc. into a common file so they may be used my multiple pattern files. We will use this for the AVX specification to help with the transition from the current SSE specification. llvm-svn: 95727
* Add VBIF/VBIT for disassembly only.Johnny Chen2010-02-091-1/+19
| | | | | | A8.6.279 llvm-svn: 95713
* Only dump output in debug mode.David Greene2010-02-091-4/+5
| | | | llvm-svn: 95711
* llvm-mc: Add --show-fixups option, for displaying the instruction fixup ↵Daniel Dunbar2010-02-092-25/+96
| | | | | | information in the asm comments. llvm-svn: 95710
* MC/X86: Add a dummy implementation of MCFixup generation for hacky X86 ↵Daniel Dunbar2010-02-091-8/+44
| | | | | | MCCodeEmitter. llvm-svn: 95709
* MC: First cut at MCFixup, for getting fixup/relocation information out of an ↵Daniel Dunbar2010-02-094-5/+46
| | | | | | MCCodeEmitter. llvm-svn: 95708
* Improve comments in the LSDA somewhat. They can be improved much more.Bill Wendling2010-02-091-10/+17
| | | | llvm-svn: 95707
* Added VMRS/VMSR for disassembly only.Johnny Chen2010-02-091-0/+25
| | | | | | A8.6.335 & A8.6.336 llvm-svn: 95703
* port encoder enhancements over to the new encoder.Chris Lattner2010-02-091-20/+34
| | | | llvm-svn: 95699
* fix X86 encoder to output [disp] only addresses with no SIB byteChris Lattner2010-02-091-73/+85
| | | | | | | | in X86-32 mode. This is still required in x86-64 mode to avoid forming [disp+rip] encoding. Rewrite the SIB byte decision logic to be actually understandable. llvm-svn: 95693
* Move Intrinsic::objectsize lowering back to InstCombineCalls andEric Christopher2010-02-091-1/+19
| | | | | | enable constant 0 offset lowering. llvm-svn: 95691
* revert r95689: getX86RegNum(BaseReg) != N86::ESP isChris Lattner2010-02-091-2/+2
| | | | | | a confusing idiom to check for ESP or RSP. llvm-svn: 95690
* simplify.Chris Lattner2010-02-091-2/+2
| | | | llvm-svn: 95689
* move target-independent opcodes out of TargetInstrInfoChris Lattner2010-02-0956-270/+219
| | | | | | | | | into TargetOpcodes.h. #include the new TargetOpcodes.h into MachineInstr. Add new inline accessors (like isPHI()) to MachineInstr, and start using them throughout the codebase. llvm-svn: 95687
* Radar 7417921Jim Grosbach2010-02-092-2/+2
| | | | | | | | | | | tMOVCCi pattern only valid for low registers, as the Thumb1 mov immediate to register instruction only works with low registers. Allowing high registers for the instruction resulted in the assembler choosing the wide (32-bit) encoding for the mov, but LLVM though the instruction was only 16 bits wide, so offset calculations for constant pools became incorrect, leading to out of range constant pool entries. llvm-svn: 95686
* Pull these back out, they're a little too aggressive and timeEric Christopher2010-02-092-115/+0
| | | | | | consuming for a simple optimization. llvm-svn: 95671
* Added vcvtb/vcvtt (between half-precision and single-precision, VFP).Johnny Chen2010-02-091-0/+18
| | | | | | | | For disassembly only. A8.6.300 llvm-svn: 95669
* Remember to update live-in lists when coalescing physregs.Jakob Stoklund Olesen2010-02-091-0/+17
| | | | | | Patch by M Wahab! llvm-svn: 95668
* move PR3462 to here.Chris Lattner2010-02-091-1/+1
| | | | llvm-svn: 95650
* add a note from PR6194Chris Lattner2010-02-091-0/+33
| | | | llvm-svn: 95649
* Skip DEBUG_VALUE in some places where it was affecting codegen.Dale Johannesen2010-02-093-0/+9
| | | | llvm-svn: 95647
* Add declaration attribute to a variable DIE, if there is a separate DIE for ↵Devang Patel2010-02-091-0/+1
| | | | | | the definition. llvm-svn: 95646
* simplify this code, duh.Chris Lattner2010-02-091-8/+4
| | | | llvm-svn: 95643
* fix PR6193, only considering sign extensions *from i1* for thisChris Lattner2010-02-091-5/+10
| | | | | | xform. llvm-svn: 95642
* Add file in here too.Eric Christopher2010-02-091-0/+1
| | | | llvm-svn: 95641
* make -show-inst be formatted a bit nicer. Before:Chris Lattner2010-02-091-8/+12
| | | | | | | | | | | | | | | | movl $3735928559, a ## inst: <MCInst 1273 <MCOperand Reg:0> <MCOperand Imm:1> <MCOperand Reg:0> <MCOperand Expr:(a)> <MCOperand Reg:0> <MCOperand Expr:(3735928559)>> after: movl $3735928559, a ## <MCInst #1273 ## <MCOperand Reg:0> ## <MCOperand Imm:1> ## <MCOperand Reg:0> ## <MCOperand Expr:(a)> ## <MCOperand Reg:0> ## <MCOperand Expr:(3735928559)>> llvm-svn: 95637
OpenPOWER on IntegriCloud