summaryrefslogtreecommitdiffstats
path: root/llvm/lib
Commit message (Expand)AuthorAgeFilesLines
* ARM VSUB implied destination operand form aliases.Jim Grosbach2011-12-081-0/+24
* Don't explicitly marked libm rounding ops as legal on SSE4.1/AVX. There don'...Owen Anderson2011-12-081-11/+0
* ARM VQADD implied destination operand form aliases.Jim Grosbach2011-12-081-0/+35
* ARM a few more VMUL implied destination operand form aliases.Jim Grosbach2011-12-081-0/+18
* Implement 64-bit support for thread local storage handling.Akira Hatanaka2011-12-085-55/+51
* Teach SelectionDAG to match more calls to libm functions onto existing SDNode...Owen Anderson2011-12-084-10/+79
* ARM assembler support for register name aliases.Jim Grosbach2011-12-081-2/+16
* Make MachineInstr instruction property queries more flexible. This change allEvan Cheng2011-12-081-5/+5
* Many of the SSE patterns should not be selected when AVX is available. This l...Evan Cheng2011-12-084-4/+11
* Revert r146143, "Fix bug 9905: Failure in code selection for llvm intrinsicsDaniel Dunbar2011-12-081-22/+0
* Src2 and src3 were accidentally swapped for the FMA4 rr patterns. Undo this a...Jan Sjödin2011-12-082-14/+11
* Fix a bug in the integer-promotion of bitcast operations on vector types.Nadav Rotem2011-12-081-1/+1
* Fix bug 9905: Failure in code selection for llvm intrinsics sqrt/exp (fix for...Stepan Dyatkovskiy2011-12-081-0/+22
* MTCTR needs to be glued to BCTR so that CTR is not marked dead in MTCTR (anot...Hal Finkel2011-12-081-1/+1
* Reverting r145899 as it breaks clang self-hostingPete Cooper2011-12-081-0/+66
* ARM NEON two-operand aliases for VSHL(immediate).Jim Grosbach2011-12-083-0/+35
* Drop the HasInlineAsm flag.Jakob Stoklund Olesen2011-12-081-8/+2
* ARM NEON two-operand aliases for VSHL(register).Jim Grosbach2011-12-081-0/+35
* Simplify offset verification.Jakob Stoklund Olesen2011-12-081-9/+4
* Fix copy/past-o.Jim Grosbach2011-12-081-2/+2
* ARM NEON two-operand aliases for VMUL.Jim Grosbach2011-12-081-0/+5
* Don't include alignment padding in BBInfo.Size.Jakob Stoklund Olesen2011-12-081-145/+86
* ARM VFP support 'fmrs/fmsr' aliases for 'vldr'Jim Grosbach2011-12-082-0/+3
* ARM VFP support 'flds/fldd' aliases for 'vldr'Jim Grosbach2011-12-082-1/+7
* ARM optional destination operand variants for VEXT instructions.Jim Grosbach2011-12-081-0/+17
* Fix 80-column.Chad Rosier2011-12-081-10/+11
* ARM assembler aliases for "add Rd, #-imm" to "sub Rd, #imm".Jim Grosbach2011-12-083-10/+56
* Fix comments.Chad Rosier2011-12-081-0/+1
* EngineBuilder: support for custom TargetOptions. Fixes thePeter Collingbourne2011-12-072-2/+5
* Fix comments.Chad Rosier2011-12-071-2/+2
* ARM assembly, allow 'asl' as a synonym for 'lsl' in shifted-register operands.Jim Grosbach2011-12-071-1/+3
* Modify class ReadHardware and add definition of 64-bit version of instructionAkira Hatanaka2011-12-072-3/+6
* Add newline.Akira Hatanaka2011-12-071-1/+2
* Add 64-bit HWR29 register.Akira Hatanaka2011-12-071-0/+2
* 32 to 64-bit anyext pattern.Akira Hatanaka2011-12-071-0/+4
* 32 to 64-bit zext pattern.Akira Hatanaka2011-12-071-0/+5
* ARM two-operand aliases for VAND/VEOR/VORR instructions.Jim Grosbach2011-12-071-0/+26
* ARM two-operand aliases for VADDW instructions.Jim Grosbach2011-12-071-0/+14
* ARM two-operand aliases for VADD instructions.Jim Grosbach2011-12-071-0/+24
* Flesh out a bit more of the bitcode use-list ordering preservation code.Chad Rosier2011-12-071-5/+87
* Variable cleanup. Based on past patch submittals variable names haveBruno Cardoso Lopes2011-12-072-55/+60
* Make sure we correctly set LiveRegGens when a call is unscheduled. <rdar://p...Eli Friedman2011-12-071-1/+8
* 64-bit WrapperPICPat patterns.Akira Hatanaka2011-12-071-0/+6
* Fix an assertion in the scheduler. PR11386. No testcase included because it...Eli Friedman2011-12-071-3/+2
* Define base class for WrapperPICPat.Akira Hatanaka2011-12-071-7/+7
* Modify LowerFCOPYSIGN to handle Mips64.Akira Hatanaka2011-12-071-14/+22
* Begin adding experimental support for preserving use-list ordering of bitcodeChad Rosier2011-12-073-0/+78
* These global variables aren't thread-safe, STATISTIC is. Andy Trick tells meNick Lewycky2011-12-071-66/+12
* ValueEnumerator - debug dump().Chad Rosier2011-12-072-1/+43
* Fix comment.Akira Hatanaka2011-12-071-2/+1
OpenPOWER on IntegriCloud