summaryrefslogtreecommitdiffstats
path: root/llvm/lib
Commit message (Expand)AuthorAgeFilesLines
* [GlobalISel] Use the same name for all remarks.Ahmed Bougacha2017-02-241-2/+2
* [GlobalISel] Use the DISubprogram for translation failure remarks.Ahmed Bougacha2017-02-242-3/+5
* [GlobalISel] Remove now-unnecessary variable. NFC.Ahmed Bougacha2017-02-241-15/+14
* OptDiag: Summarize the instruction count in asm-printerJustin Bogner2017-02-241-1/+13
* [msan] Fix instrumentation of array allocas.Evgeniy Stepanov2017-02-241-6/+7
* Implement some methods for NativeRawSymbolAdrian McCarthy2017-02-243-6/+24
* [GlobalISel] Don't translate other blocks when one failed.Ahmed Bougacha2017-02-231-35/+33
* [GlobalISel] Finalize translated function on scope exit. NFC.Ahmed Bougacha2017-02-231-3/+4
* fix 80-column violationAdrian Prantl2017-02-231-1/+2
* Delete outdated comment. NFCXin Tong2017-02-231-2/+1
* LoopUnswitch - Simplify based on known not to a be constant.Xin Tong2017-02-231-3/+44
* [OptDiag] Hide legacy remark ctorsAdam Nemet2017-02-231-1/+5
* [IR] Add a Instruction::dropPoisonGeneratingFlags helperSanjoy Das2017-02-231-0/+23
* [NVPTX] Added support for .f16x2 instructions.Artem Belevich2017-02-2311-117/+714
* ARM: make sure FastISel bails on f64 operations for Cortex-M4.Tim Northover2017-02-231-8/+13
* Revert r282872 "CVP. Turn marking adds as no wrap on by default"Hans Wennborg2017-02-231-0/+5
* Add call branch annotation for ICP promoted direct call in SamplePGO mode.Dehao Chen2017-02-234-21/+54
* [Hexagon] Handle saturations in Hexagon bit trackerKrzysztof Parzyszek2017-02-231-0/+14
* [Hexagon] Allow setting register in BitVal without storing into mapKrzysztof Parzyszek2017-02-232-6/+13
* [AMDGPU] Shut the warning "getRegUnitWeight hides overload...". NFC.Stanislav Mekhanoshin2017-02-231-0/+2
* [ORE] Remove ORE.emit{{.+}} functionsAdam Nemet2017-02-231-66/+0
* CodeGen: MachineBlockPlacement: Rename member to more general name. NFC.Kyle Butt2017-02-231-13/+11
* [LAA] Remove unused LoopAccessReportAdam Nemet2017-02-232-31/+0
* [LV] Remove unused VectorizationReportAdam Nemet2017-02-231-15/+0
* Disable TLS for stack protector on Android API<17.Evgeniy Stepanov2017-02-232-6/+12
* [GlobalISel] Emit opt remarks on isel fallbacks.Ahmed Bougacha2017-02-235-81/+111
* [CodeGen] Teach opt remarks how to print MI instructions.Ahmed Bougacha2017-02-231-0/+10
* [CodeGen] Print MI without a newline when skipping debugloc. NFC.Ahmed Bougacha2017-02-231-1/+3
* Correct register pressure calculation in presence of subregsStanislav Mekhanoshin2017-02-235-13/+62
* [ORE] Use const CodeRegions in the remark diagnostics. NFC.Ahmed Bougacha2017-02-231-6/+6
* [CodeGen] Add a way to SkipDebugLoc in MachineInstr::print(). NFC.Ahmed Bougacha2017-02-231-4/+5
* [GlobalISel] Simplify Select type cleanup using a ScopeExit. NFC.Ahmed Bougacha2017-02-231-13/+18
* Revert "Teach the IR verifier to reject conflicting debug info for function a...Adrian Prantl2017-02-231-38/+0
* [DAG] add convenience function to get -1 constant; NFCISanjay Patel2017-02-231-32/+15
* [Reassociate] Add negated value of negative constant to the Duplicates list.Chad Rosier2017-02-231-4/+4
* Use base discriminator in sample pgo profile matching.Dehao Chen2017-02-231-7/+8
* [Hexagon] Avoid IMPLICIT_DEFs as new-value producersKrzysztof Parzyszek2017-02-231-0/+2
* [LazyMachineBFI] Reimplement with getAnalysisIfAvailableAdam Nemet2017-02-232-21/+44
* [AddressSanitizer] Add PS4 offsetFilipe Cabecinhas2017-02-231-3/+7
* [InstCombine] use loop instead of recursion to peek through FPExt; NFCISanjay Patel2017-02-231-6/+4
* [InstCombine] use 'match' to reduce code; NFCISanjay Patel2017-02-231-11/+9
* AMDGPU/SI: Fix trunc i16 patternJan Vesely2017-02-232-6/+5
* Strip trailing whitespace.Simon Pilgrim2017-02-231-8/+8
* [Hexagon] Patterns for CTPOP, BSWAP and BITREVERSEKrzysztof Parzyszek2017-02-233-23/+16
* [ARM] GlobalISel: Lower call returnsDiana Picus2017-02-231-11/+52
* [SLP] Fix for PR32036: Vectorized horizontal reduction returning wrongAlexey Bataev2017-02-231-13/+21
* [ARM] GlobalISel: Lower call parameters in regsDiana Picus2017-02-231-15/+39
* [X86][AVX] Disable VCVTSS2SD & VCVTSD2SS memory folding and fix the register ...Ayman Musa2017-02-232-6/+7
* [mips][ias] Further relax operands of certain assembly instructionsSimon Dardis2017-02-233-80/+84
* Fix assertion failure in ARMConstantIslandPass.Kristof Beyls2017-02-231-0/+1
OpenPOWER on IntegriCloud