summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Transforms/InstCombine/InstCombineSimplifyDemanded.cpp
Commit message (Expand)AuthorAgeFilesLines
* [InstCombine] Cleanup the TFE/LWE check in AMDGPU SimplifyDemandedNicolai Haehnle2019-02-041-16/+13
* [InstCombine] Extra null-checking on TFE/LWE supportMichael Liao2019-02-011-4/+3
* Demanded elements support for vector GEPsPhilip Reames2019-01-281-0/+12
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [AMDGPU] Add support for TFE/LWE in image intrinsics. 2nd tryDavid Stuttard2019-01-141-2/+16
* [InstCombine][AMDGPU] Handle more buffer intrinsicsPiotr Sobczak2018-12-201-0/+4
* Revert r347871 "Fix: Add support for TFE/LWE in image intrinsic"David Stuttard2018-11-291-16/+2
* Add support for TFE/LWE in image intrinsicsDavid Stuttard2018-11-291-2/+16
* [InstCombine] Determine demanded and known bits for funnel shiftsNikita Popov2018-11-241-0/+24
* [InstCombine] Demand bits of UMinDavid Green2018-10-111-0/+10
* [InstCombine] Demand bits of UMaxDavid Green2018-10-111-4/+16
* [InstCombine] drop poison flags in SimplifyVectorDemandedEltsSanjay Patel2018-10-041-2/+5
* [InstCombine] reduce code duplication in SimplifyDemandedVectorElts; NFCISanjay Patel2018-10-041-91/+42
* [InstCombine] allow SimplifyDemandedVectorElts to work with FP binopsSanjay Patel2018-10-031-18/+20
* [InstCombine] enhance vector demanded elements to look at a vector select con...Sanjay Patel2018-09-111-2/+21
* [InstCombine] use SelectInst operand names to make code clearer; NFCSanjay Patel2018-09-101-8/+10
* [InstCombine] fix formatting in SimplifyDemandedVectorElts->Select; NFCISanjay Patel2018-09-061-12/+16
* [X86] Remove and autoupgrade the scalar fma intrinsics with masking.Craig Topper2018-07-121-37/+0
* [X86] Remove X86 specific scalar FMA intrinsics and upgrade to tart independe...Craig Topper2018-07-051-2/+0
* Use APInt[] bit access to avoid "32-bit shift implicitly converted to 64 bits...Simon Pilgrim2018-06-251-1/+1
* Use APInt[] bit access to avoid "32-bit shift implicitly converted to 64 bits...Simon Pilgrim2018-06-251-1/+1
* AMDGPU: Remove old-style image intrinsicsNicolai Haehnle2018-06-211-51/+1
* InstCombine/AMDGPU: Add dimension-aware image intrinsics to SimplifyDemandedNicolai Haehnle2018-06-211-71/+122
* [X86] Lowering sqrt intrinsics to native IRTomasz Krupa2018-06-151-2/+0
* [X86] Remove and autoupgrade a bunch of FMA instrinsics that are no longer us...Craig Topper2018-05-111-6/+0
* [InstCombine] Only propagate known leading zeros from udiv input to output.Benjamin Kramer2018-05-101-2/+7
* [InstCombine] Teach SimplifyDemandedBits that udiv doesn't demand low dividen...Benjamin Kramer2018-05-091-0/+16
* [X86] Remove the pmuldq/pmuldq intrinsics and replace with native IR.Craig Topper2018-04-131-29/+0
* Remove useless comment - seems to be a copy+paste typo. NFCISimon Pilgrim2018-02-161-1/+0
* [InstCombine] fix demanded-bits propagation for zext/truncSanjay Patel2018-01-171-1/+1
* [InstCombine] Fix SimplifyDemandedUseBits SHL handling (PR35515)Simon Pilgrim2017-12-091-6/+5
* [InstCombine] improve demanded vector elements analysis of insertelementSanjay Patel2017-08-311-9/+10
* [InstCombine] Call hasNoSignedWrap instead of hasNoUnsignedWrap to get the NS...Craig Topper2017-08-281-1/+1
* [InstCombine] Don't fall back to only calling computeKnownBits if the upper b...Craig Topper2017-08-251-23/+24
* [InstCombine] Consider more cases where SimplifyDemandedUseBits does not conv...Amjad Aboud2017-08-251-2/+5
* [InstCombine] Remove unnecessary temporary APInt. NFCICraig Topper2017-08-021-6/+1
* [InstCombine] Remove explicit check for impossible condition. Replace with as...Craig Topper2017-08-011-1/+2
* [InstCombine] Move (0 - x) & 1 --> x & 1 to SimplifyDemandedUseBits.Craig Topper2017-07-161-2/+4
* [InstCombine] Make InstCombine's IRBuilder be passed by reference everywhereCraig Topper2017-07-071-6/+6
* [Constants] If we already have a ConstantInt*, prefer to use isZero/isOne/isM...Craig Topper2017-07-061-1/+1
* [InstCombine][InstSimplify] Use APInt::isNullValue/isOneValue to reduce compi...Craig Topper2017-06-071-4/+4
* [InstCombine] Merge together the SimplifyDemandedUseBits implementations for ...Craig Topper2017-05-241-21/+10
* [InstCombine] Use less bitwise operations to handle Instruction::SExt in Simp...Craig Topper2017-05-241-19/+14
* [KnownBits] Use !hasConflict() in asserts in place of Zero & One == 0 or simi...Craig Topper2017-05-231-16/+16
* [KnownBits] Add bit counting methods to KnownBits struct and use them where p...Craig Topper2017-05-121-1/+1
* [KnownBits] Add wrapper methods for setting and clear all bits in the underly...Craig Topper2017-05-051-2/+1
* [KnownBits] Add zext, sext, and trunc methods to KnownBitsCraig Topper2017-05-031-12/+6
* [KnownBits] Add methods for determining if the known bits represent a negativ...Craig Topper2017-04-291-4/+4
* [APInt] Use inplace shift methods where possible. NFCICraig Topper2017-04-281-1/+1
* [ValueTracking] Introduce a KnownBits struct to wrap the two APInts for compu...Craig Topper2017-04-261-205/+181
OpenPOWER on IntegriCloud