summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/XCore
Commit message (Expand)AuthorAgeFilesLines
* Seperate volatility and atomicity/ordering in SelectionDAGPhilip Reames2019-02-272-0/+23
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-1945-180/+135
* [XCore] Always use the version of computeKnownBits that returns a value. NFCI.Simon Pilgrim2018-12-211-8/+4
* [Targets] Add errors for tiny and kernel codemodel on targets that don't supp...David Green2018-12-071-2/+3
* [TargetRegisterInfo] Remove temporary hook enableMultipleCopyHints()Jonas Paulsson2018-10-051-2/+0
* llvm::sort(C.begin(), C.end(), ...) -> llvm::sort(C, ...)Fangrui Song2018-09-272-3/+3
* [SDAG] Remove the reliance on MI's allocation strategy forChandler Carruth2018-08-141-3/+2
* Remove trailing spaceFangrui Song2018-07-306-28/+28
* Set ADDE/ADDC/SUBE/SUBC to expand by defaultAmaury Sechet2018-06-011-4/+0
* Rename DEBUG macro to LLVM_DEBUG.Nicola Zaghen2018-05-141-9/+9
* [DebugInfo] Examine all uses of isDebugValue() for debug instructions.Shiva Chen2018-05-092-4/+4
* Remove \brief commands from doxygen comments.Adrian Prantl2018-05-015-6/+6
* Consistently sort add_subdirectory calls in lib/Target/*/CMakeLists.txtNico Weber2018-04-231-1/+1
* Sort targetgen calls in lib/Target/*/CMakeLists.Nico Weber2018-04-041-4/+5
* [IR][CodeGen] Remove dependency on EVT from IR/Function.cpp. Move EVT to Code...Craig Topper2018-03-291-1/+1
* [XCore] Change std::sort to llvm::sort in response to r327219Mandeep Singh Grang2018-03-262-3/+3
* Fix layering by moving ValueTypes.h from CodeGen to IRDavid Blaikie2018-03-231-1/+1
* Move TargetLoweringObjectFile from CodeGen to Target to fix layeringDavid Blaikie2018-03-231-1/+1
* [XCore] Return true in enableMultipleCopyHints().Jonas Paulsson2018-02-261-0/+2
* (Re-landing) Expose a TargetMachine::getTargetTransformInfo functionSanjoy Das2017-12-222-5/+4
* Revert "Expose a TargetMachine::getTargetTransformInfo function"Sanjoy Das2017-12-212-4/+5
* Expose a TargetMachine::getTargetTransformInfo functionSanjoy Das2017-12-212-5/+4
* MachineFunction: Return reference from getFunction(); NFCMatthias Braun2017-12-154-8/+7
* Fix a bunch more layering of CodeGen headers that are in TargetDavid Blaikie2017-11-178-9/+9
* Add backend name to Target to enable runtime info to be fed back into TableGenDaniel Sanders2017-11-151-1/+2
* Target/TargetInstrInfo.h -> CodeGen/TargetInstrInfo.h to match layeringDavid Blaikie2017-11-081-1/+1
* Move TargetFrameLowering.h to CodeGen where it's implementedDavid Blaikie2017-11-032-2/+2
* Revert "TargetMachine: Merge TargetMachine and LLVMTargetMachine"Matthias Braun2017-10-122-2/+2
* TargetMachine: Merge TargetMachine and LLVMTargetMachineMatthias Braun2017-10-122-2/+2
* Use report_fatal_error for unsupported calling conventionsAlex Bradbury2017-08-221-2/+2
* Add "Restored" flag to CalleeSavedInfoKrzysztof Parzyszek2017-08-102-2/+2
* Delete Default and JITDefault code modelsRafael Espindola2017-08-033-18/+15
* [SystemZ, LoopStrengthReduce]Jonas Paulsson2017-07-212-2/+4
* Move Object format code to lib/BinaryFormat.Zachary Turner2017-06-071-1/+1
* Sort the remaining #include lines in include/... and lib/....Chandler Carruth2017-06-064-5/+5
* TargetPassConfig: Keep a reference to an LLVMTargetMachine; NFCMatthias Braun2017-05-301-2/+2
* [LegacyPassManager] Remove TargetMachine constructorsFrancis Visoiu Mistrih2017-05-181-1/+1
* [KnownBits] Add bit counting methods to KnownBits struct and use them where p...Craig Topper2017-05-121-1/+1
* Add extra operand to CALLSEQ_START to keep frame part set up previouslySerge Pavlov2017-05-092-7/+7
* [KnownBits] Add wrapper methods for setting and clear all bits in the underly...Craig Topper2017-05-051-1/+1
* Rename WeakVH to WeakTrackingVH; NFCSanjoy Das2017-05-011-5/+5
* [SelectionDAG] Use KnownBits struct in DAG's computeKnownBits and simplifyDem...Craig Topper2017-04-282-33/+30
* Reverts commit r301424, r301425 and r301426Sanjoy Das2017-04-261-5/+5
* Rename WeakVH to WeakTrackingVH; NFCSanjoy Das2017-04-261-5/+5
* Move size and alignment information of regclass to TargetRegisterInfoKrzysztof Parzyszek2017-04-242-15/+22
* [AArch64] Improve code generation for logical instructions takingAkira Hatanaka2017-04-211-2/+2
* Revert r300932 and r300930.Akira Hatanaka2017-04-211-2/+2
* [AArch64] Improve code generation for logical instructions takingAkira Hatanaka2017-04-211-2/+2
* Revert "[AArch64] Improve code generation for logical instructions taking"Akira Hatanaka2017-04-201-2/+2
* [AArch64] Improve code generation for logical instructions takingAkira Hatanaka2017-04-201-2/+2
OpenPOWER on IntegriCloud