summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/XCore/XCoreInstrInfo.h
Commit message (Expand)AuthorAgeFilesLines
* Target/TargetInstrInfo.h -> CodeGen/TargetInstrInfo.h to match layeringDavid Blaikie2017-11-081-1/+1
* Finish renaming remaining analyzeBranch functionsMatt Arsenault2016-09-141-2/+2
* Make analyzeBranch family of instruction names consistentMatt Arsenault2016-09-141-1/+1
* AArch64: Use TTI branch functions in branch relaxationMatt Arsenault2016-09-141-2/+4
* Rename AnalyzeBranch* to analyzeBranch*.Jacques Pienaar2016-07-151-1/+1
* CodeGen: Use MachineInstr& in TargetInstrInfo, NFCDuncan P. N. Exon Smith2016-06-301-2/+2
* Pass DebugLoc and SDLoc by const ref.Benjamin Kramer2016-06-121-4/+3
* Revert r240137 (Fixed/added namespace ending comments using clang-tidy. NFC)Alexander Kornienko2015-06-231-1/+1
* Fixed/added namespace ending comments using clang-tidy. NFCAlexander Kornienko2015-06-191-1/+1
* [CodeGen] ArrayRef'ize cond/pred in various TII APIs. NFC.Ahmed Bougacha2015-06-111-2/+1
* Canonicalize header guards into a common format.Benjamin Kramer2014-08-131-2/+2
* [C++11] Add 'override' keywords and remove 'virtual'. Additionally add 'final...Craig Topper2014-04-291-38/+38
* XCore target: Refactor the loading of constants into a registerRobert Lytton2014-01-061-0/+6
* [weak vtables] Remove a bunch of weak vtablesJuergen Ributzka2013-11-191-0/+1
* Revert r194865 and r194874.Alexey Samsonov2013-11-181-1/+0
* [weak vtables] Remove a bunch of weak vtablesJuergen Ributzka2013-11-151-0/+1
* DebugInfo: remove target-specific Frame Index handling for DBG_VALUE MachineI...David Blaikie2013-06-161-6/+0
* Reorder includes in Target backends to following coding standards. Remove som...Craig Topper2012-03-171-1/+1
* Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430,...Jia Liu2012-02-181-1/+1
* Implement the emitFrameIndexDebugValue and getDebugValueLocation hooks.Richard Osborne2011-10-111-0/+5
* Hide the call to InitMCInstrInfo into tblgen generated ctor.Evan Cheng2011-07-011-1/+4
* Move callee-saved regs spills / reloads to TFIAnton Korobeynikov2010-11-271-9/+0
* Remove the isMoveInstr() hook.Jakob Stoklund Olesen2010-07-161-6/+0
* Replace copyRegToReg with copyPhysReg for XCore.Jakob Stoklund Olesen2010-07-111-6/+4
* Add a DebugLoc parameter to TargetInstrInfo::InsertBranch(). ThisStuart Hastings2010-06-171-2/+3
* Implement @llvm.returnaddress. rdar://8015977.Evan Cheng2010-05-221-2/+4
* Add a DebugLoc argument to TargetInstrInfo::copyRegToReg, so that itDan Gohman2010-05-061-1/+2
* Add argument TargetRegisterInfo to loadRegFromStackSlot and storeRegToStackSlot.Evan Cheng2010-05-061-2/+4
* Remove the target hook TargetInstrInfo::BlockHasNoFallThrough in favor ofDan Gohman2009-12-051-2/+0
* Replace TargetInstrInfo::isInvariantLoad and its target-specificDan Gohman2009-10-071-2/+0
* This void is implicit in C++.Dan Gohman2009-08-121-1/+1
* Remove unused member functions.Eli Friedman2009-07-241-10/+0
* Untabification.Bill Wendling2009-05-301-1/+1
* Turns out AnalyzeBranch can modify the mbb being analyzed. This is a nastyEvan Cheng2009-02-091-1/+2
* Change TargetInstrInfo::isMoveInstr to return source and destination sub-regi...Evan Cheng2009-01-201-4/+4
* Add more const qualifiers. This fixes build breakage from r59540.Dan Gohman2008-11-181-3/+5
* Add XCore backend.Richard Osborne2008-11-071-0/+107
OpenPOWER on IntegriCloud