summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/X86TargetTransformInfo.cpp
Commit message (Expand)AuthorAgeFilesLines
* Recommit r338204 "[X86] Correct the immediate cost for 'add/sub i64 %x, 0x800...Craig Topper2018-07-301-1/+7
* Revert "[X86] Correct the immediate cost for 'add/sub i64 %x, 0x80000000'."Dean Michael Berris2018-07-301-7/+1
* [X86] Correct the immediate cost for 'add/sub i64 %x, 0x80000000'.Craig Topper2018-07-281-1/+7
* [X86] Use alignTo and divideCeil to make some code more readable. NFCCraig Topper2018-07-281-3/+3
* [CostModel][X86] Add SREM/UREM general and constant costs (PR38056)Simon Pilgrim2018-07-071-3/+31
* [CostModel][X86] Add UDIV/UREM by pow2 costsSimon Pilgrim2018-07-051-15/+29
* [X86][AVX] Reduce v4f64/v4i64 shuffle costs (PR37882)Simon Pilgrim2018-06-211-4/+4
* [CostModel] Replace ShuffleKind::SK_Alternate with ShuffleKind::SK_Select (PR...Simon Pilgrim2018-06-121-24/+24
* [TTI] Add uniform/non-uniform constant Pow2 detection to TargetTransformInfo:...Simon Pilgrim2018-05-221-3/+4
* Remove \brief commands from doxygen comments.Adrian Prantl2018-05-011-1/+1
* [CostModel][X86] Remove hard coded SDIV/UDIV vector costsSimon Pilgrim2018-04-251-37/+13
* [CostModel][X86] Recursive call for cost of imul for packed v16i16 constant s...Simon Pilgrim2018-04-251-1/+3
* [CostModel][X86] Fix v32i16/v64i8 SETCC costs on AVX512BW targetsSimon Pilgrim2018-04-071-0/+9
* [X86] Update cost model for Goldmont. Add fsqrt costs for SilvermontCraig Topper2018-03-251-15/+48
* [X86][SSE] Reduce FADD/FSUB/FMUL costs on later targets (PR36280)Simon Pilgrim2018-02-261-0/+30
* [X86][SSE] Increase PMULLD costs to better match hardwareSimon Pilgrim2018-02-101-3/+5
* [LoopStrengthReduce, x86] don't add cost for a cmp that will be macro-fused (...Sanjay Patel2018-02-051-0/+4
* Spelling mistake in comment. NFCI.Simon Pilgrim2018-01-301-1/+1
* [X86] Add support for passing 'prefer-vector-width' function attribute into X...Craig Topper2018-01-201-4/+5
* [COST]Fix PR35865: Fix cost model evaluation for shuffle on X86.Alexey Bataev2018-01-091-1/+2
* [X86] Simplify the TTI code for getInterleavedMemoryOpCost around for AVX512B...Craig Topper2017-12-061-9/+4
* [PartiallyInlineLibCalls][x86] add TTI hook to allow sqrt inlining to depend ...Sanjay Patel2017-11-271-0/+4
* [X86] Don't report gather is legal on Skylake CPUs when AVX2/AVX512 is disabl...Craig Topper2017-11-251-3/+5
* [X86] Spell penryn correctly in some comments. NFCCraig Topper2017-11-221-3/+3
* [LV][X86] Support of AVX2 Gathers code generation and update the LV with thisMohammed Agabaria2017-11-201-6/+13
* Fix a bunch more layering of CodeGen headers that are in TargetDavid Blaikie2017-11-171-2/+2
* [TTI][X86] update costs of interleaved load\store of i64\doubleMohammed Agabaria2017-11-161-0/+6
* [X86] Update TTI to report that v1iX/v1fX types aren't legal for masked gathe...Craig Topper2017-11-161-2/+10
* [SLP] Fix PR35047: Fix default cost model for cast op in X86.Alexey Bataev2017-11-071-1/+1
* [LV][X86] update the cost of interleaving mem. access of floatsMohammed Agabaria2017-11-061-1/+4
* [REVERT][LV][X86] update the cost of interleaving mem. access of floatsMohammed Agabaria2017-11-051-4/+1
* [LV][X86] update the cost of interleaving mem. access of floatsMohammed Agabaria2017-11-051-1/+4
* [CodeGen][ExpandMemcmp] Allow memcmp to expand to vector loads (2).Clement Courbet2017-10-301-4/+29
* [AVX512][AVX2]Cost calculation for interleave load/store patterns {v8i8,v16i8...Michael Zuckerman2017-10-181-7/+43
* [CodeGenPrepare][NFC] Rename TargetTransformInfo::expandMemCmp -> TargetTrans...Clement Courbet2017-09-251-1/+1
* [DivRempairs] add a pass to optimize div/rem pairs (PR31028)Sanjay Patel2017-09-091-0/+5
* [SLP] Support for horizontal min/max reduction.Alexey Bataev2017-09-081-0/+146
* X86: Improve AVX512 fptoui loweringZvi Rackover2017-09-071-0/+4
* Model cache size and associativity in TargetTransformInfoTobias Grosser2017-08-241-0/+51
* Changed basic cost of store operation on X86Elena Demikhovsky2017-08-201-0/+15
* [CostModel][X86][XOP] Improve costs for XOP shufflesSimon Pilgrim2017-08-161-0/+22
* [CostModel][X86] Add SSE2 two-src shuffle costsSimon Pilgrim2017-08-101-0/+2
* [CostModel][X86] Add avx1 two-src shuffle costsSimon Pilgrim2017-08-101-0/+9
* [CostModel][X86] Add avx2 two-src shuffle costsSimon Pilgrim2017-08-101-2/+11
* [CostModel][X86] Improve single src shuffle costsSimon Pilgrim2017-08-101-11/+36
* Reapply fix PR23384 (part 3 of 3) r304824 (was reverted in r305720).Evgeny Stupachenko2017-08-071-0/+11
* Strip trailing whitespace. NFCI.Simon Pilgrim2017-07-311-7/+7
* [Cost] Rename getReductionCost() to getArithmeticReductionCost(), NFC.Alexey Bataev2017-07-311-3/+3
* [X86][CM] update add\sub costs of vectors of 64 in X86\SLM archMohammed Agabaria2017-07-021-4/+9
* [AVX2] [TTI CostModel] Add cost of interleaved loads/stores for AVX2Dorit Nuzman2017-06-251-0/+112
OpenPOWER on IntegriCloud