summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Target.td
Commit message (Collapse)AuthorAgeFilesLines
...
* Split RegisterClass 'Methods' into MethodProtos and MethodBodiesChris Lattner2005-08-191-3/+5
| | | | llvm-svn: 22929
* Require that targets specify a namespace for their register classes.Chris Lattner2005-08-191-1/+4
| | | | llvm-svn: 22921
* Add a new flagChris Lattner2005-08-181-0/+4
| | | | llvm-svn: 22881
* Add some bits that can be set for instructions.Chris Lattner2005-01-021-0/+2
| | | | llvm-svn: 19241
* Add isLittleEndianEncoding to InstrInfo class, defaults to `off'Misha Brukman2004-10-141-0/+6
| | | | llvm-svn: 16976
* Add initial support for variantsChris Lattner2004-10-031-2/+10
| | | | llvm-svn: 16635
* Add support for the isLoad and isStore flags, needed by the instruction ↵Nate Begeman2004-09-281-0/+2
| | | | | | scheduler llvm-svn: 16555
* Capture delay slot infoChris Lattner2004-09-281-0/+1
| | | | llvm-svn: 16551
* Revamp the Register class, and allow the use of the RegisterGroup class toChris Lattner2004-09-141-18/+13
| | | | | | | | specify aliases directly in register definitions. Patch contributed by Jason Eckhardt! llvm-svn: 16330
* Add two valuesChris Lattner2004-08-211-0/+11
| | | | llvm-svn: 15959
* isdummyclass goes awayChris Lattner2004-08-151-4/+0
| | | | llvm-svn: 15790
* disable all of the pattern isel stuffChris Lattner2004-08-151-1/+2
| | | | llvm-svn: 15788
* Add i1immChris Lattner2004-08-151-0/+1
| | | | llvm-svn: 15753
* Make the AsmWriter a first-class tblgen object. Allow targets to specifyChris Lattner2004-08-141-15/+38
| | | | | | name of the generated asmwriter class, and the name of the format string. llvm-svn: 15747
* Fill out immediate operand classes, add a new Operand classChris Lattner2004-08-111-4/+14
| | | | llvm-svn: 15642
* Remove ClassPrefix variable as it's no longer used.Misha Brukman2004-08-091-1/+0
| | | | llvm-svn: 15586
* Classes need to have a prefix name, so that they can be tacked on to the piecesMisha Brukman2004-08-091-0/+1
| | | | | | that TableGen creates for them, e.g. CodeEmitter, AsmPrinter, etc. llvm-svn: 15579
* Add some immediate forms, make name optionalChris Lattner2004-08-011-2/+5
| | | | llvm-svn: 15401
* Add the 'ops' marker, add an AsmString initializerChris Lattner2004-08-011-1/+6
| | | | llvm-svn: 15383
* Move the 'Expander' node to later in the file, with the other experimentalChris Lattner2004-08-011-15/+23
| | | | | | stuff. The pattern becomes a list, add some stuff, add some comments. llvm-svn: 15378
* New flagChris Lattner2004-07-311-0/+1
| | | | llvm-svn: 15354
* Expose the "Other" value type to tablegen targetsChris Lattner2004-02-111-0/+1
| | | | llvm-svn: 11304
* Added LLVM copyright header.John Criswell2003-10-211-0/+7
| | | | llvm-svn: 9321
* Add a bunch of new node types, including a new Void dummy register classChris Lattner2003-08-151-1/+16
| | | | llvm-svn: 7870
* Rename DNVT_bool to DNVT_i1 to be consistent with type systemChris Lattner2003-08-121-8/+8
| | | | llvm-svn: 7768
* Add support for basicblocks, setCC instructions, and branchesChris Lattner2003-08-121-2/+14
| | | | llvm-svn: 7767
* add frameidx supportChris Lattner2003-08-111-15/+16
| | | | | | | Make load work Make type inference infer from Arg1 to arg0 as well as from arg0 to arg1 llvm-svn: 7754
* Remove dead codeChris Lattner2003-08-111-3/+0
| | | | llvm-svn: 7726
* add support for more nodesChris Lattner2003-08-111-5/+9
| | | | llvm-svn: 7724
* Make imm be a leaf instead of a nonterminalChris Lattner2003-08-101-2/+2
| | | | llvm-svn: 7708
* Update tablegen interfacesChris Lattner2003-08-071-37/+53
| | | | llvm-svn: 7672
* Start adding usefulness to the DAG node definitions, add a new ExpanderChris Lattner2003-08-061-14/+51
| | | | | | class llvm-svn: 7634
* Allow instructions to have a DAG pattern associated with them.Chris Lattner2003-08-041-0/+20
| | | | | | Define a few preliminary node types. llvm-svn: 7579
* There is nothing special about noops nowChris Lattner2003-08-041-1/+0
| | | | llvm-svn: 7567
* Transition to using let instead of setChris Lattner2003-08-041-1/+1
| | | | llvm-svn: 7563
* Allow specifying custom names for registersChris Lattner2003-08-031-0/+8
| | | | llvm-svn: 7546
* Rearrange fields yet again: Don't instantiate these lists ONCE PER INSTRUCTION.Chris Lattner2003-08-031-6/+7
| | | | llvm-svn: 7535
* Remove the RegisterInfo class in favor of a general Target class. Add ↵Chris Lattner2003-08-031-22/+33
| | | | | | instrinfo stuff llvm-svn: 7521
* Rename fieldsChris Lattner2003-08-011-5/+3
| | | | llvm-svn: 7498
* encode size information into each ValueTypeChris Lattner2003-08-011-11/+33
| | | | | | Add new RegisterInfo class llvm-svn: 7469
* Add commentsChris Lattner2003-07-301-1/+19
| | | | | | Make the register classes optionally take code fragments for allocation_order_* llvm-svn: 7441
* Add all of the necessary classes to describe the contents of the MRegister.h ↵Chris Lattner2003-07-301-1/+40
| | | | | | | | implementation for a target. llvm-svn: 7415
* No this file is not actually Sparc.td :)Chris Lattner2003-07-291-7/+5
| | | | llvm-svn: 7405
* Add namespace specifier, add flags used by the X86 BEChris Lattner2003-07-291-5/+7
| | | | llvm-svn: 7403
* Instead of specifying the SIZE of the register, go so far as to specifyChris Lattner2003-07-281-1/+16
| | | | | | what value type it is. llvm-svn: 7356
* Added the target-independent part of TableGen data.Misha Brukman2003-05-291-0/+26
llvm-svn: 6403
OpenPOWER on IntegriCloud