| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | [RISCV] Initial codegen support for ALU operations | Alex Bradbury | 2017-10-19 | 1 | -0/+6 |
| * | Revert "TargetMachine: Merge TargetMachine and LLVMTargetMachine" | Matthias Braun | 2017-10-12 | 1 | -1/+1 |
| * | TargetMachine: Merge TargetMachine and LLVMTargetMachine | Matthias Braun | 2017-10-12 | 1 | -1/+1 |
| * | Delete Default and JITDefault code models | Rafael Espindola | 2017-08-03 | 1 | -2/+2 |
| * | [RISCV] Add bare-bones RISC-V MCTargetDesc | Alex Bradbury | 2016-11-01 | 1 | -3/+2 |
| * | [RISCV] Add stub backend | Alex Bradbury | 2016-11-01 | 1 | -0/+41 |
 |
index : bcm5719-llvm | |
| Project Ortega BCM5719 LLVM | Raptor Computing Systems |
| summaryrefslogtreecommitdiffstats |
|