summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp
Commit message (Expand)AuthorAgeFilesLines
* [RISCV] Add machine function pass to merge base + offsetSameer AbuAsal2018-06-271-208/+0
* [RISCV] Add peepholes for Global Address lowering patternsSameer AbuAsal2018-05-291-0/+208
* Rename DEBUG macro to LLVM_DEBUG.Nicola Zaghen2018-05-141-13/+14
* Fix a bunch of places where operator-> was used directly on the return from d...Craig Topper2018-05-051-1/+1
* Revert "[RISCV] implement li pseudo instruction"Alex Bradbury2018-04-181-43/+22
* [RISCV] implement li pseudo instructionAlex Bradbury2018-04-171-22/+43
* [RISCV] Codegen support for RV32D floating point load/store, fadd.d, calling ...Alex Bradbury2018-04-121-1/+41
* [RISCV] Peephole optimisation for load/store of global values or constant add...Alex Bradbury2018-03-191-0/+95
* [SelectionDAGISel] Add a debug print before call to Select. Adjust where blan...Craig Topper2018-01-261-3/+0
* [RISCV] Add basic support for inline asm constraintsAlex Bradbury2018-01-101-0/+19
* [RISCV] Support lowering FrameIndexAlex Bradbury2017-12-111-0/+20
* [RISCV][NFC] Clean up RISCVDAGToDAGISel::SelectAlex Bradbury2017-11-211-14/+9
* [RISCV] Use register X0 (ZERO) for constant 0Alex Bradbury2017-11-211-0/+30
* [RISCV] Initial codegen support for ALU operationsAlex Bradbury2017-10-191-0/+63
OpenPOWER on IntegriCloud