summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/PowerPC
Commit message (Expand)AuthorAgeFilesLines
* TargetAsmInfo::getAddressSize() was incorrect for x86-64 and 64-bit targetsDan Gohman2007-09-271-1/+0
* Allow copyRegToReg to emit cross register classes copies.Evan Cheng2007-09-262-8/+15
* More explicit keywords.Dan Gohman2007-09-251-3/+3
* Honor user-defined section specification of a global, ignores whether its ini...Evan Cheng2007-09-211-2/+2
* Do not override user specified section.Devang Patel2007-09-201-2/+2
* Remove isReg, isImm, and isMBB, and change all their users to use Dan Gohman2007-09-142-2/+2
* Fix comments.Evan Cheng2007-09-141-4/+4
* Enable indirect encoding for the personality functionBill Wendling2007-09-111-0/+1
* Remove (somewhat confusing) Imp<> helper, use let Defs = [], Uses = [] instead.Evan Cheng2007-09-112-6/+8
* Fold the adjust_trampoline intrinsic intoDuncan Sands2007-09-111-3/+0
* Add some notes about better flag handling.Chris Lattner2007-09-101-1/+29
* Add missing index versions of instructions to the map.Bill Wendling2007-09-071-1/+7
* Add lengthof and endof templates that hide a lot of sizeof computations.Owen Anderson2007-09-072-6/+8
* LVXL and STVXL are also a load and store resp.Bill Wendling2007-09-051-0/+2
* Add the 64-bit versions of the DS* Altivec instructions.Bill Wendling2007-09-051-14/+45
* Fix for PR1613: added 64-bit rotate left PPC instructions and patterns.Evan Cheng2007-09-041-0/+10
* Enhance APFloat to retain bits of NaNs (fixes oggenc).Dale Johannesen2007-08-311-5/+5
* Add a variant of foldMemoryOperand to fold any load / store, not just load / ...Evan Cheng2007-08-301-0/+5
* Use i64 on a PPC64 machineBill Wendling2007-08-301-1/+1
* rename isOperandValidForConstraint to LowerAsmOperandForConstraint, Chris Lattner2007-08-252-14/+27
* Disable EH generation until PPC works 100%.Chris Lattner2007-08-241-1/+1
* new exampleChris Lattner2007-08-231-0/+17
* Fix arguments for some Altivec instructions. From SWB.Dale Johannesen2007-08-091-9/+15
* Fix spelling of mtvscr and mfvscr.Dale Johannesen2007-08-071-2/+2
* long double patch 2 of N. Handle it in TargetData.Dale Johannesen2007-08-031-2/+2
* More explicit keywords.Dan Gohman2007-08-021-1/+1
* Some out operands were incorrectly specified as input operands.Evan Cheng2007-08-012-17/+17
* Vector fneg must be expanded into fsub -0.0, X.Evan Cheng2007-07-303-2/+21
* Support for trampolines, except for X86 codegen which isDuncan Sands2007-07-271-1/+4
* Don't ignore the return value of AsmPrinter::doInitialization andDan Gohman2007-07-251-8/+6
* Fix debug info and globals filled with zeros.Nick Lewycky2007-07-252-13/+26
* No more noResults.Evan Cheng2007-07-213-14/+11
* Added -print-emitted-asm to print out JIT generated asm to cerr.Evan Cheng2007-07-202-4/+8
* Oops. These stores actually produce results.Evan Cheng2007-07-202-9/+9
* Change instruction description to split OperandList into OutOperandList andEvan Cheng2007-07-196-463/+479
* Long live the exception handling!Anton Korobeynikov2007-07-142-4/+6
* Skeleton of post-RA scheduler; doesn't do anything yet.Dale Johannesen2007-07-131-1/+1
* Assert when TLS is not implemented.Lauro Ramos Venancio2007-07-111-0/+7
* Change getCopyToParts and getCopyFromParts to always use target-endianDan Gohman2007-07-091-2/+2
* The various "getModuleMatchQuality" implementations should returnChris Lattner2007-07-091-0/+3
* Do away with ImmutablePredicateOperand.Evan Cheng2007-07-061-2/+2
* Here is the bulk of the sanitizing.Gabor Greif2007-07-052-2/+2
* PPC conditional branch predicate does not change after isel.Evan Cheng2007-07-051-1/+2
* Convert .cvsignore filesJohn Criswell2007-06-291-2/+0
* Prevent PPC::BCC first operand, the PRED number, from being isel'd into a LI ...Evan Cheng2007-06-291-1/+4
* Move ComputeMaskedBits, MaskedValueIsZero, and ComputeNumSignBits fromDan Gohman2007-06-223-6/+8
* describe an argument, hide it.Chris Lattner2007-06-191-1/+3
* If a function is vararg, never pass inreg arguments in registers. Thanks toChris Lattner2007-06-191-1/+2
* Rename MVT::getVectorBaseType to MVT::getVectorElementType.Dan Gohman2007-06-141-2/+2
* Handle blocks with 2 unconditional branches in AnalyzeBranch.Dale Johannesen2007-06-131-0/+10
OpenPOWER on IntegriCloud