summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/PowerPC/PPC.td
Commit message (Expand)AuthorAgeFilesLines
* [Power9] Processor Model for SchedulingEhsan Amiri2016-12-191-3/+1
* [PowerPC] Refactor soft-float support, and enable PPC64 soft floatHal Finkel2016-10-021-19/+36
* Adding missing directive for Power9.Nemanja Ivanovic2016-09-141-1/+1
* [PowerPC] Add support for -mlongcallHal Finkel2016-08-301-0/+2
* Use C++ comments for large block comment.Eric Christopher2016-06-231-16/+17
* [Power9] Add support for -mcpu=pwr9 in the back endNemanja Ivanovic2016-05-091-0/+5
* [PowerPC] Basic support for P9 byte comparison and count trailing zero insnsNemanja Ivanovic2016-04-131-7/+9
* [PowerPC] Basic support for P9 atomic loads and storesNemanja Ivanovic2016-03-311-0/+4
* [PowerPC] Refactor popcnt[dw] target featuresHal Finkel2016-03-291-9/+11
* [PowerPC] On the A2, popcnt[dw] are very slowHal Finkel2016-03-281-4/+11
* Power9] Implement new vsx instructions: compare and conversionKit Barton2016-02-261-0/+6
* Define a feature for __float128 support in the PPC back endNemanja Ivanovic2015-12-151-0/+4
* [Power PC] llvm soft float support for ppc32Petar Jovanovic2015-12-141-0/+2
* [PowerPC] Don't generate mfocrf on the e500mcHal Finkel2015-11-251-1/+1
* Power8 and later support fusing addis/addi and addis/ld instructionEric Christopher2015-11-201-1/+4
* [AsmParser] Backends can parameterize ASM tokenization.Colin LeMahieu2015-11-091-0/+1
* Properly handle the mftb instruction.Kit Barton2015-06-161-32/+47
* [PowerPC] Disable part-word atomics on the P7Hal Finkel2015-04-111-2/+2
* Add direct moves to/from VSR and exploit them for FP/INT conversionsNemanja Ivanovic2015-04-111-1/+5
* Add LLVM support for remaining integer divide and permute instructions from I...Nemanja Ivanovic2015-04-091-36/+37
* Add Hardware Transactional Memory (HTM) SupportKit Barton2015-03-251-1/+3
* Add support for part-word atomics for PPCNemanja Ivanovic2015-03-101-5/+7
* Add LLVM support for PPC cryptography builtinsNemanja Ivanovic2015-03-041-1/+4
* Test commit. Removed an unnecessary spaceNemanja Ivanovic2015-03-041-1/+1
* Move ABI handling and 64-bitness to the PowerPC target machine.Eric Christopher2015-02-171-10/+0
* [PowerPC] Implement the vpopcnt instructions for POWER8Bill Schmidt2015-02-031-4/+7
* [PowerPC] Reset the baseline for ppc64le to be equivalent to pwr8Bill Schmidt2015-01-251-14/+30
* [PowerPC] Loosen ELFv1 PPC64 func descriptor loads for indirect callsHal Finkel2015-01-151-0/+5
* [PPC64] Add support for the ICBT instruction on POWER8.Bill Schmidt2015-01-141-12/+15
* [PowerPC] Add support for the CMPB instructionHal Finkel2015-01-031-7/+8
* Enable the P8Model entryWill Schmidt2014-12-171-1/+1
* Restore r223709 as it was meant to be, and enable FeatureP8Vector for P8Bill Schmidt2014-12-091-2/+2
* Revert r223709, "[PowerPC]Activate FeatureVSX for the Power target", to unbre...NAKAMURA Takumi2014-12-091-3/+5
* [PowerPC]Activate FeatureVSX for the Power targetBill Seurer2014-12-081-5/+3
* [PowerPC] Reduce names from Power8Vector to P8VectorBill Schmidt2014-10-101-4/+3
* [PowerPC] Add feature for Power8 vector extensionsBill Schmidt2014-10-101-1/+4
* [PowerPC] Modern Book-E cores support syncHal Finkel2014-10-021-2/+7
* Spell e500 feature in lower case.Joerg Sonnenberger2014-08-071-1/+1
* Add first bunch of SPE instructions. As they overlap with Altivec, markJoerg Sonnenberger2014-08-071-0/+2
* Add support for m[ft][di]bat[ul] instructions.Joerg Sonnenberger2014-08-041-0/+2
* Add features for PPC 4xx and e500/e500mc instructions.Joerg Sonnenberger2014-08-041-0/+4
* [PowerPC] Support ELFv1/ELFv2 ABI selection via featuresUlrich Weigand2014-07-281-0/+10
* add ppc64/pwr8 as targetWill Schmidt2014-06-261-0/+10
* [PowerPC] Add a TableGen relation for A-type and M-type VSX FMA instructionsHal Finkel2014-03-251-0/+19
* [PowerPC] Initial support for the VSX instruction setHal Finkel2014-03-131-1/+2
* [TableGen] Optionally forbid overlap between named and positional operandsHal Finkel2014-03-131-0/+2
* Add CR-bit tracking to the PowerPC backend for i1 valuesHal Finkel2014-02-281-0/+2
* Add a disassembler to the PowerPC backendHal Finkel2013-12-191-0/+3
* Change the default of AsmWriterClassName and isMCAsmWriter.Rafael Espindola2013-12-021-7/+1
* Add a scheduling model (with itinerary) for the PPC POWER7Hal Finkel2013-11-301-1/+1
OpenPOWER on IntegriCloud