summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Hexagon
Commit message (Expand)AuthorAgeFilesLines
* [AtomicExpandPass]: Add a hook for custom cmpxchg expansion in IRAlex Bradbury2018-09-192-4/+8
* ScheduleDAG: Cleanup dumping code; NFCMatthias Braun2018-09-191-4/+3
* [Hexagon] Use shuffles when lowering "gather" shufflevectorsKrzysztof Parzyszek2018-09-121-0/+70
* [Hexagon] Improve the selection algorithm in scalarizeShuffleKrzysztof Parzyszek2018-09-121-22/+89
* [Hexagon] Use legalized type for extracted elements in scalarizeShuffleKrzysztof Parzyszek2018-09-121-2/+4
* [Hexagon] Split large offsets into properly aligned addendsKrzysztof Parzyszek2018-09-101-0/+9
* [Target] Untangle disassemblersBenjamin Kramer2018-09-104-29/+28
* Don't create a temporary vector of loop blocks just to iterate over them.Benjamin Kramer2018-09-101-8/+6
* Add support for getRegisterByName.Sid Manning2018-09-072-0/+16
* [Hexagon] Ignore unnamed globals in HexagonConstExtendersKrzysztof Parzyszek2018-09-051-15/+8
* Remove FrameAccess struct from hasLoadFromStackSlotSander de Smalen2018-09-052-4/+4
* [Hexagon] Don't packetize new-value stores with any other storesKrzysztof Parzyszek2018-09-041-0/+7
* Revert [Hexagon] Add support for getRegisterByName.Sid Manning2018-09-032-49/+0
* Extend hasStoreToStackSlot with list of FI accesses.Sander de Smalen2018-09-032-16/+16
* [Hexagon] Don't access non-existent instructionsKrzysztof Parzyszek2018-08-311-1/+1
* [Hexagon] Add support for getRegisterByName.Sid Manning2018-08-312-0/+49
* [Hexagon] Check validity of register class when generating bitsplitKrzysztof Parzyszek2018-08-301-0/+4
* [Hexagon] Enable interleaving in loop vectorizerKrzysztof Parzyszek2018-08-222-2/+7
* [Hexagon] Remove unused functions from HexagonInstPrinter, NFCKrzysztof Parzyszek2018-08-172-124/+8
* [Hexagon] Expand vgather pseudos during packetizationKrzysztof Parzyszek2018-08-177-209/+123
* [MI] Change the array of `MachineMemOperand` pointers to beChandler Carruth2018-08-165-53/+43
* [SDAG] Remove the reliance on MI's allocation strategy forChandler Carruth2018-08-142-17/+12
* [Hexagon] Silence -Wuninitialized warning from GCC 5.4, NFCKrzysztof Parzyszek2018-08-131-0/+4
* Check for tied operandsSid Manning2018-08-131-0/+1
* [Hexagon] Map ISD::TRAP to J2_trap0(#0)Krzysztof Parzyszek2018-08-093-15/+20
* [Hexagon] Diagnose misaligned absolute loads and storesKrzysztof Parzyszek2018-08-083-92/+210
* [Hexagon] Allow use of gather intrinsics even with no-packetsKrzysztof Parzyszek2018-08-072-9/+0
* [Hexagon] Simplify CFG after atomic expansionKrzysztof Parzyszek2018-08-021-0/+7
* [Hexagon] Simplify A4_rcmp[n]eqi R, 0Krzysztof Parzyszek2018-07-303-3/+157
* [Hexagon] Properly scale bit index when extracting elements from vNi1Krzysztof Parzyszek2018-07-251-1/+3
* [Hexagon] Handle unnamed globals in HexagonConstExprKrzysztof Parzyszek2018-07-231-3/+15
* [Hexagon] Avoid introducing calls into coalesced range of HVX vector pairsKrzysztof Parzyszek2018-07-132-0/+54
* [TableGen] Support multi-alternative pattern fragmentsUlrich Weigand2018-07-131-3/+3
* [CodeGen] Emit more precise AssertZext/AssertSext nodes.Eli Friedman2018-07-111-1/+1
* [Hexagon] Add implicit uses even when untied explicit uses are presentKrzysztof Parzyszek2018-07-101-2/+6
* [Hexagon] Remove unused instruction itineraties, NFCKrzysztof Parzyszek2018-06-291-680/+0
* [Hexagon] Add a "generic" cpuBrendon Cahoon2018-06-264-1/+7
* [Hexagon] Remove 'T' from HasVNN predicates, NFCKrzysztof Parzyszek2018-06-2014-258/+258
* [Hexagon] Fix the value of HexagonII::TypeCVI_FIRSTKrzysztof Parzyszek2018-06-191-1/+1
* [Hexagon] Enforce restrictions on packetizing cache instructionsKrzysztof Parzyszek2018-06-191-0/+4
* [DAGCombiner] Recognize more patterns for ABSKrzysztof Parzyszek2018-06-122-16/+3
* [Hexagon] Make floating point operations expensive for vectorizationKrzysztof Parzyszek2018-06-122-6/+35
* [SelectionDAG] Provide default expansion for rotatesKrzysztof Parzyszek2018-06-123-0/+32
* [Hexagon] Late predicate producers cannot be used as dot-new sourcesKrzysztof Parzyszek2018-06-111-4/+23
* [Hexagon] Implement vector-pair zero as V6_vsubw_dvKrzysztof Parzyszek2018-06-063-4/+17
* [Hexagon] Split CTPOP of vector pairsKrzysztof Parzyszek2018-06-061-0/+1
* [MC] Pass MCSubtargetInfo to fixupNeedsRelaxation and applyFixupPeter Smith2018-06-061-5/+7
* [Hexagon] Add pattern to generate 64-bit neg instructionKrzysztof Parzyszek2018-06-051-4/+5
* [Hexagon] Add more patterns for generating abs/absp instructionsKrzysztof Parzyszek2018-06-051-5/+15
* [Hexagon] Minor cleanups in isel loweringKrzysztof Parzyszek2018-06-051-9/+8
OpenPOWER on IntegriCloud