summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonBaseInfo.h
Commit message (Expand)AuthorAgeFilesLines
* [Hexagon] Use automatically-generated scheduling information for HVXKrzysztof Parzyszek2017-05-031-1/+1
* [Hexagon] Remove unused validSubtarget TSFlagsKrzysztof Parzyszek2017-05-021-4/+0
* [Hexagon] Replace CVI_VM_CUR_LD type with CVI_VM_LDKrzysztof Parzyszek2017-05-011-1/+4
* [Hexagon] Replace instruction definitions with auto-generated onesKrzysztof Parzyszek2017-02-101-42/+3
* [Hexagon] Update instruction typesKrzysztof Parzyszek2017-02-071-6/+9
* [Hexagon] Update MCTargetDescKrzysztof Parzyszek2017-02-061-46/+43
* [Hexagon] Remove A4_ext_* pseudo instructionsKrzysztof Parzyszek2017-02-021-2/+2
* [Hexagon] Rename TypeCOMPOUND to TypeCJKrzysztof Parzyszek2017-02-021-1/+1
* Fix spelling mistakes in Hexagon target comments. NFC.Simon Pilgrim2016-11-171-2/+2
* [Hexagon] Adding change of flow max 1 (cofMax1) TS flag for marking this rest...Colin LeMahieu2016-10-081-0/+3
* [Hexagon][NFC] Using documented instruction type name V4LDST instead of MEMOP.Colin LeMahieu2016-10-071-1/+1
* [Hexagon] Implement TLS supportKrzysztof Parzyszek2016-02-181-1/+21
* [Hexagon] Fix instruction descriptor flags for memory access sizeKrzysztof Parzyszek2015-12-031-2/+6
* [Hexagon] Bring HexagonInstrInfo up to dateKrzysztof Parzyszek2015-11-241-1/+9
* [Hexagon] Fix -Wmicrosoft-enum-value warning with explicit enum typeReid Kleckner2015-11-091-1/+1
* [Hexagon] Enabling ASM parsing on Hexagon backend and adding instruction pars...Colin LeMahieu2015-11-091-1/+48
* [Hexagon] Adding functionality for searching for compound instruction pairs. ...Colin LeMahieu2015-06-081-0/+8
* [Hexagon] Reapply r239097 with tests corrected for shuffling and duplexing.Colin LeMahieu2015-06-051-0/+12
* Revert r239095 incorrect test tree.Colin LeMahieu2015-06-041-12/+0
* [Hexagon] Adding functionality for duplexing. Duplexing is a way to compress...Colin LeMahieu2015-06-041-0/+12
* [Hexagon] Disassembling, printing, and emitting instructions a whole-bundle a...Colin LeMahieu2015-05-291-1/+1
* [Hexagon] Adding expression MC emission and removing XFAIL from test that hit...Colin LeMahieu2015-05-011-1/+1
* [cleanup] Re-sort all the #include lines in LLVM usingChandler Carruth2015-01-141-1/+0
* Prune CRLF.NAKAMURA Takumi2014-10-271-23/+23
* [Hexagon] Adding basic disassembler.Colin LeMahieu2014-10-221-12/+23
* Canonicalize header guards into a common format.Benjamin Kramer2014-08-131-2/+2
* [Hexagon] Add New TSFlags to be used in the upcoming patches.Jyotsna Verma2014-05-071-30/+42
* Even more spelling fixes for "instruction".Robert Wilhelm2013-09-281-1/+1
* Hexagon: Set accessSize and addrMode on all load/store instructions.Jyotsna Verma2013-05-071-1/+2
* Hexagon: Add constant extender support framework.Jyotsna Verma2013-03-011-0/+22
* Hexagon: Sync TSFlags in MCTargetDesc/HexagonBaseInfo.h withJyotsna Verma2013-02-191-28/+60
* Added multiclass for post-increment load instructions.Jyotsna Verma2012-11-141-2/+61
* Support for target dependent Hexagon VLIW packetizer.Sirish Pande2012-05-031-2/+29
* Revert r155365, r155366, and r155367. All three of these have regressionChandler Carruth2012-04-231-29/+2
* Support for Hexagon VLIW Packetizer.Sirish Pande2012-04-231-2/+29
* This reverts a long string of commits to the Hexagon backend. TheseChandler Carruth2012-04-181-29/+2
* HexagonPacketizer patch.Sirish Pande2012-04-121-2/+29
* Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430,...Jia Liu2012-02-181-1/+1
* Test for commit access.Sirish Pande2012-02-091-2/+2
* Use TSFlag bit to describe instruction properties.Brendon Cahoon2012-02-081-0/+43
OpenPOWER on IntegriCloud