summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp
Commit message (Expand)AuthorAgeFilesLines
* Implementation of asm-goto support in LLVMCraig Topper2019-02-081-0/+2
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* Fix clang -Wimplicit-fallthrough warnings across llvm, NFCReid Kleckner2018-11-011-0/+1
* ScheduleDAG: Cleanup dumping code; NFCMatthias Braun2018-09-191-4/+3
* Rename DEBUG macro to LLVM_DEBUG.Nicola Zaghen2018-05-141-71/+73
* [HexagonMachineScheduler] Remove local (copied) getWeakLeft().Jonas Paulsson2018-04-121-4/+0
* [Hexagon] Add heuristic to exclude critical path cost for schedulingKrzysztof Parzyszek2018-03-201-173/+75
* [Hexagon] Correct the computation of TopReadyCycle and BotReadyCycle of SUKrzysztof Parzyszek2018-03-201-13/+5
* [Hexagon] Check weak dependences when only 1 instruction is availableKrzysztof Parzyszek2018-03-201-9/+13
* [Hexagon] Improve scheduling heuristic for large basic blocksKrzysztof Parzyszek2018-03-201-3/+11
* [Hexagon] Fix division by zero in machine schedulerKrzysztof Parzyszek2018-03-201-1/+1
* [Hexagon] Improve scheduling based on register pressureKrzysztof Parzyszek2018-03-201-60/+203
* MachineFunction: Return reference from getFunction(); NFCMatthias Braun2017-12-151-1/+1
* [CodeGen] Unify MBB reference format in both MIR and debug outputFrancis Visoiu Mistrih2017-12-041-8/+6
* Fix a bunch more layering of CodeGen headers that are in TargetDavid Blaikie2017-11-171-3/+3
* Target/TargetInstrInfo.h -> CodeGen/TargetInstrInfo.h to match layeringDavid Blaikie2017-11-081-1/+1
* [Hexagon] Fix some Clang-tidy modernize and Include What You Use warnings; ot...Eugene Zelenko2017-09-281-10/+31
* [Hexagon] Break up DAG mutations into separate classes, move to subtargetKrzysztof Parzyszek2017-08-281-79/+0
* [Hexagon] Move pre-RA DAG mutations to scheduler constructorKrzysztof Parzyszek2017-08-281-13/+1
* [CodeGen] Rename DEBUG_TYPE to match passnamesEvandro Menezes2017-07-111-1/+1
* [Hexagon] Speedup NumNodesBlocking calculation. NFCI.Nirav Dave2017-06-081-32/+25
* [Hexagon] Use automatically-generated scheduling information for HVXKrzysztof Parzyszek2017-05-031-1/+1
* [Hexagon] Update instruction typesKrzysztof Parzyszek2017-02-071-1/+3
* Move helpers into anonymous namespaces. NFC.Benjamin Kramer2016-08-061-0/+2
* [Hexagon] Referencify MachineInstr in HexagonInstrInfo, NFCKrzysztof Parzyszek2016-07-291-8/+8
* [Hexagon] Misc changes to HexagonMachineScheduler, NFCKrzysztof Parzyszek2016-07-181-26/+3
* [Hexagon] Enable .cur formation in MISched for Hexagon V60Krzysztof Parzyszek2016-07-181-0/+8
* [Hexagon] Add verbose debugging mode to Hexagon MI SchedulerKrzysztof Parzyszek2016-07-181-8/+71
* [Hexagon] Use timing class info as tie-breaker in machine schedulerKrzysztof Parzyszek2016-07-181-0/+66
* [Hexagon] HexagonMachineScheduler should account for resourcesKrzysztof Parzyszek2016-07-181-10/+78
* [Hexagon] Fix zero latency instructions with multiple predecessorsKrzysztof Parzyszek2016-07-181-2/+30
* [Hexagon] Handle instruction latency for 0 or 2 cyclesKrzysztof Parzyszek2016-07-151-0/+22
* [Hexagon] Make MI scheduler check for stalls in previous packet on v60Krzysztof Parzyszek2016-07-151-0/+28
* [Hexagon] Replace postprocessDAG with a more elaborate DAG mutationKrzysztof Parzyszek2016-07-151-10/+76
* [Hexagon] Add a scheduling DAG mutationKrzysztof Parzyszek2016-07-151-0/+4
* CodeGen: Update DFAPacketizer API to take MachineInstr&, NFCDuncan P. N. Exon Smith2016-02-271-2/+2
* Make MachineScheduler debug output less confusing.James Y Knight2015-09-181-1/+5
* Move HexagonMachineScheduler to use the subtarget off of theEric Christopher2015-02-021-9/+6
* Fix null reference creation in ScheduleDAGInstrs constructor call.Alexey Samsonov2014-08-201-1/+1
* Remove the TargetMachine forwards for TargetSubtargetInfo basedEric Christopher2014-08-041-2/+6
* Fix 'platform-specific' hyphenationsAlp Toker2014-06-301-2/+2
* [C++] Use 'nullptr'. Target edition.Craig Topper2014-04-251-8/+8
* [Modules] Fix potential ODR violations by sinking the DEBUG_TYPEChandler Carruth2014-04-221-2/+2
* Replace PROLOG_LABEL with a new CFI_INSTRUCTION.Rafael Espindola2014-03-071-1/+1
* Factor MI-Sched in preparation for post-ra scheduling support.Andrew Trick2013-12-281-7/+10
* Rename variables for consistency.Eli Friedman2013-09-111-3/+3
* Fix unused variables.Eli Friedman2013-09-101-2/+0
* mi-sched: Precompute a PressureDiff for each instruction, adjust for liveness...Andrew Trick2013-08-301-5/+5
* Fix a memory leak in the hexagon scheduler. We call initialize here moreChandler Carruth2013-07-271-0/+2
* Machine Model: Add MicroOpBufferSize and resource BufferSize.Andrew Trick2013-06-151-2/+2
OpenPOWER on IntegriCloud