summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Hexagon/BitTracker.cpp
Commit message (Expand)AuthorAgeFilesLines
* [Hexagon] Fixes -Wrange-loop-analysis warningsMark de Wever2019-12-221-1/+1
* Use MCRegister in MCRegisterInfo's interfacesDaniel Sanders2019-08-021-1/+2
* Finish moving TargetRegisterInfo::isVirtualRegister() and friends to llvm::Re...Daniel Sanders2019-08-011-9/+9
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [DebugInfo] Examine all uses of isDebugValue() for debug instructions.Shiva Chen2018-05-091-1/+1
* [Hexagon] Memoize instruction positions in BitTrackerKrzysztof Parzyszek2018-02-051-9/+13
* [Hexagon] Remove recursion in visitUsesOf, replace with use queueKrzysztof Parzyszek2017-12-151-37/+82
* [CodeGen] Unify MBB reference format in both MIR and debug outputFrancis Visoiu Mistrih2017-12-041-8/+7
* [CodeGen] Print "%vreg0" as "%0" in both MIR and debug outputFrancis Visoiu Mistrih2017-11-301-8/+8
* [CodeGen] Rename functions PrintReg* to printReg*Francis Visoiu Mistrih2017-11-281-6/+6
* Fix a bunch more layering of CodeGen headers that are in TargetDavid Blaikie2017-11-171-1/+1
* [Hexagon] Rangify some loops, NFCKrzysztof Parzyszek2017-10-161-35/+23
* Revert r315763: "[Hexagon] Rangify some loops, NFC"Krzysztof Parzyszek2017-10-131-23/+35
* [Hexagon] Rangify some loops, NFCKrzysztof Parzyszek2017-10-131-35/+23
* [Hexagon] Better determination of register classes in bit trackerKrzysztof Parzyszek2017-09-251-12/+11
* [Hexagon] Fix some Clang-tidy modernize-use-using and Include What You Use wa...Eugene Zelenko2017-07-261-5/+8
* Sort the remaining #include lines in include/... and lib/....Chandler Carruth2017-06-061-1/+1
* Move size and alignment information of regclass to TargetRegisterInfoKrzysztof Parzyszek2017-04-241-1/+1
* [Hexagon] Cache reached blocks in bit tracker instead of scanning listKrzysztof Parzyszek2017-04-191-6/+4
* [Hexagon] Allow setting register in BitVal without storing into mapKrzysztof Parzyszek2017-02-231-6/+10
* [Hexagon, TableGen] Fix some Clang-tidy modernize and Include What You Use wa...Eugene Zelenko2017-01-041-53/+17
* [Hexagon] Clear the flow queue after visiting a single instructionKrzysztof Parzyszek2016-09-131-0/+5
* [Hexagon] Remove unnecessary llvm::, NFCKrzysztof Parzyszek2016-08-191-1/+1
* [Hexagon-ish] Add function to print cell map contents in bit trackerKrzysztof Parzyszek2016-08-031-5/+8
* [Hexagon] Rerun bit tracker on new instructions in RIEKrzysztof Parzyszek2016-07-261-0/+9
* Hexagon: Avoid implicit iterator conversions, NFCDuncan P. N. Exon Smith2016-07-121-43/+41
* Avoid copies of std::strings and APInt/APFloats where we only read from itBenjamin Kramer2016-06-081-1/+1
* [Hexagon] Fix compilation error with GCC 6Krzysztof Parzyszek2016-02-181-66/+68
* ADT: Remove last implicit ilist iterator conversions, NFCDuncan P. N. Exon Smith2015-11-071-1/+1
* [Hexagon] Do not fall-through if there is no CFG edgeKrzysztof Parzyszek2015-10-201-1/+1
* Hexagon: Remove implicit ilist iterator conversions, NFCDuncan P. N. Exon Smith2015-10-201-2/+2
* [WinEH] Add some support for code generating catchpadReid Kleckner2015-08-271-1/+1
* [Hexagon] Use composition instead of inheritance from STL typesBenjamin Kramer2015-07-181-2/+2
* [Hexagon] Move BitTracker into the llvm namespace and remove redundant qualif...Benjamin Kramer2015-07-131-9/+4
* [Hexagon] Fix unused variable warnings in NDEBUG build caused by r241595Krzysztof Parzyszek2015-07-071-6/+5
* [Hexagon] Implement bit-tracking facility with specifics for HexagonKrzysztof Parzyszek2015-07-071-0/+1133
OpenPOWER on IntegriCloud