summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/AsmParser
Commit message (Expand)AuthorAgeFilesLines
...
* Reverting r229831 due to multiple ARM/PPC/MIPS build-bot failures.Michael Kuperstein2015-02-191-79/+77
* Use std::bitset for SubtargetFeaturesMichael Kuperstein2015-02-191-77/+79
* ARM: Fix another regression introduced in r223113Asiri Rathnayake2015-02-121-5/+0
* [ARM] Fix subtarget feature set truncation when using .cpu directiveBradley Smith2015-02-041-2/+1
* Fix some unnoticed/unwanted behavior change from r222319.Frederic Riss2015-02-041-1/+1
* ARM: make a table more readable (NFC)Saleem Abdulrasool2015-01-311-28/+40
* ARM: further correct .fpu directive handlingSaleem Abdulrasool2015-01-301-7/+9
* ARM: improve caret diagnostics for invalid FPU nameSaleem Abdulrasool2015-01-301-1/+2
* ARM: correct handling of .fpu directiveSaleem Abdulrasool2015-01-301-23/+35
* Correct POP handling for v7mJyoti Allur2015-01-141-4/+4
* ARM: prepare prefix parsing for improved AAELF supportSaleem Abdulrasool2015-01-131-5/+43
* Fix regression in r225266.Asiri Rathnayake2015-01-071-1/+1
* [ARM] Cleanup so_imm* tblgen defintionsAsiri Rathnayake2015-01-061-41/+8
* Parse Tag_compatibility correctly.Charlie Turner2015-01-051-2/+7
* Minor cleanup to all the switches after MatchInstructionImpl in all the AsmPa...Craig Topper2015-01-031-1/+0
* ARM: fix an off-by-one in the register list accessSaleem Abdulrasool2014-12-181-2/+2
* ARM: improve instruction validation for thumb modeSaleem Abdulrasool2014-12-181-15/+76
* Fix modified immediate bug reported by MC Hammer.Asiri Rathnayake2014-12-091-11/+6
* Add a FIXME as requested by Renato Golin.Roman Divacky2014-12-041-0/+3
* Fix yet another unseen regression caused by r223113Asiri Rathnayake2014-12-041-14/+26
* Fix a minor regression introduced in r223113Asiri Rathnayake2014-12-041-11/+21
* Revert "[Thumb/Thumb2] Added restrictions on PC, LR, SP in the register list ...Rafael Espindola2014-12-041-145/+89
* [Thumb/Thumb2] Added restrictions on PC, LR, SP in the register list for PUSH...Jyoti Allur2014-12-041-89/+145
* Change the name to be in style.Roman Divacky2014-12-031-1/+1
* Introduce CPUStringIsValid() into MCSubtargetInfo and use it for ARM .cpu par...Roman Divacky2014-12-021-0/+11
* Add support for ARM modified-immediate assembly syntax.Asiri Rathnayake2014-12-021-0/+175
* Add ARM ERET and HVC virtualisation extension instructions.Charlie Turner2014-12-011-2/+3
* Fix transformation of add with pc argument to adr for non-immediateJoerg Sonnenberger2014-11-211-5/+25
* Remove StringMap::GetOrCreateValue in favor of StringMap::insertDavid Blaikie2014-11-191-1/+1
* MCAsmParserExtension has a copy of the MCAsmParser. Use it.Rafael Espindola2014-11-111-14/+60
* [ARM] Honor FeatureD16 in the assembler and disassemblerOliver Stannard2014-11-051-0/+7
* [Thumb/Thumb2] Implement restrictions on SP in register list on LDM, STM vari...Jyoti Allur2014-10-221-2/+23
* Simplify handling of --noexecstack by using getNonexecutableStackSection.Rafael Espindola2014-10-151-1/+1
* [ARM] Add support for Cortex-M7, FPv5-SP and FPv5-DP (LLVM)Oliver Stannard2014-10-011-0/+2
* Elide repeated register operand in Thumb1 instructionsRenato Golin2014-09-261-1/+43
* Add aliases for VAND imm to VBIC ~immRenato Golin2014-09-251-19/+46
* [Thumb] 32-bit encodings of 'cps' are not valid for v7MOliver Stannard2014-09-241-0/+2
* ARM: prevent crash on ELF directives on COFFSaleem Abdulrasool2014-09-181-1/+4
* ARM: use a more precise check for MachOSaleem Abdulrasool2014-09-181-4/+5
* Thumb2 M-class MSR instruction support changesRenato Golin2014-09-011-3/+8
* TableGen: allow use of uint64_t for available features mask.Tim Northover2014-08-181-11/+11
* ARM: correct toggling behaviourSaleem Abdulrasool2014-08-171-8/+6
* arm asm: Let .fpu enable instructions, PR20447.Nico Weber2014-08-161-0/+36
* ARM: implement MRS/MSR (banked reg) system instructions.Tim Northover2014-08-151-0/+88
* Allow CP10/CP11 operations on ARMv5/v6Renato Golin2014-08-041-3/+7
* [ARM] Make the assembler reject unpredictable pre/post-indexed ARM LDRB/LDRSB...Tilmann Scheller2014-08-011-1/+7
* [ARM] Make the assembler reject unpredictable pre/post-indexed ARM LDRH/LDRSH...Tilmann Scheller2014-08-011-1/+5
* [ARM] Make the assembler reject unpredictable pre/post-indexed ARM LDR instru...Tilmann Scheller2014-08-011-0/+13
* ARM: correct handling of features in arch_extensionSaleem Abdulrasool2014-07-271-11/+12
* ARM: convert loop to range basedSaleem Abdulrasool2014-07-271-14/+14
OpenPOWER on IntegriCloud