summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/ARMInstrVFP.td
Commit message (Expand)AuthorAgeFilesLines
* Reapply r235977 "[DebugInfo] Add debug locations to constant SD nodes"Sergey Dmitrouk2015-04-281-2/+2
* Revert "[DebugInfo] Add debug locations to constant SD nodes"Daniel Jasper2015-04-281-2/+2
* [DebugInfo] Add debug locations to constant SD nodesSergey Dmitrouk2015-04-281-2/+2
* Revert "[ARM] Add more pattern matching for f16 <-> f64 conversions"Bradley Smith2015-03-231-8/+0
* [ARM] Remove target-specific ITOFP/FPTOI nodesJames Molloy2015-03-231-18/+89
* [ARM] Add more pattern matching for f16 <-> f64 conversionsBradley Smith2015-03-231-0/+8
* Replace neverHasSideEffects=1 with hasSideEffects=0 in all .td files.Craig Topper2014-11-261-9/+9
* [AArch32] Add patterns for VCVT{A,N,P,M}.Chad Rosier2014-08-251-9/+13
* [ARM] Enable DP copy, load and store instructions for FPv4-SPOliver Stannard2014-08-211-0/+2
* [ARM] Mark VMOVRRD with the ExtractSubreg property and implement the relatedQuentin Colombet2014-08-201-0/+5
* [AArch32] Add support for FP rounding operations for ARMv8/AArch32.Chad Rosier2014-08-151-12/+17
* [ARM] Mark VMOVDRR with the RegSequence property and implement the relatedQuentin Colombet2014-08-111-0/+4
* ARM: support direct f16 <-> f64 conversionsTim Northover2014-07-171-6/+13
* CodeGen: extend f16 conversions to permit types > float.Tim Northover2014-07-171-2/+2
* Add ARM fconsts/fconstd aliases for vmov.f32/vmov.f64David Peixotto2014-01-071-0/+11
* ARM: provide VFP aliases for pre-V6 mnemonicsSaleem Abdulrasool2013-12-291-1/+28
* ARM: fix a few typos in commentsSaleem Abdulrasool2013-12-291-1/+1
* ARM: fix typo in VFP instruction definitionSaleem Abdulrasool2013-12-291-1/+1
* [ARM] Add support for MVFR2 which is new in ARMv8Artyom Skrobov2013-11-111-0/+2
* ARM: Mark double-precision instructions as suchTim Northover2013-10-241-45/+55
* ARM: mark various aliases with their architecture requirements.Tim Northover2013-10-241-4/+8
* [ARMv8] Change hasV8Fp to hasFPARMv8, and other command line optionsJoey Gouly2013-09-131-16/+16
* [ARMv8] Add some negative tests for the recent VFP/NEON instructions.Joey Gouly2013-08-271-0/+5
* [ARMv8] Add CodeGen for VMAXNM/VMINNM.Joey Gouly2013-08-231-5/+7
* [ARMv8] Add CodeGen support for VSEL.Joey Gouly2013-08-221-8/+12
* ARM: use TableGen patterns to select CMOV operations.Tim Northover2013-08-221-9/+11
* Add Thumb tests for the ARMv8 FP instructions that I recently added.Joey Gouly2013-07-181-2/+2
* Add MC assembly/disassembly support for VRINT{A, N, P, M} to V8FP.Joey Gouly2013-07-091-0/+27
* Add MC assembly/disassembly support for VRINT{Z, X, R} to V8FP.Joey Gouly2013-07-091-0/+21
* Add MC assembly/disassembly support for VCVT{A, N, P, M} to V8FP.Joey Gouly2013-07-091-0/+51
* Add MC support for the v8fp instructions: vmaxnm and vminnm.Joey Gouly2013-07-061-2/+19
* Add support for MC assembling and disassembling of vsel{ge, gt, eq, vs} instr...Joey Gouly2013-07-041-0/+19
* Add a V8FP instruction 'vcvt{b,t}' to convert between half and double precision.Joey Gouly2013-07-041-1/+55
* This patch adds support for FPINST/FPINST2 as operands to vmsr/vmrs. These ar...Mihai Popa2013-06-111-0/+9
* ARM sched model: Add divsion, loads, branches, vfp cvtArnold Schwaighofer2013-06-051-2/+4
* Revert series of sched model patches until I figure out what is going on.Arnold Schwaighofer2013-06-041-4/+2
* ARM sched model: Add divsion, loads, branches, vfp cvtArnold Schwaighofer2013-06-041-2/+4
* ARM: add fstmx and fldmx instructions for assemblyTim Northover2013-05-311-1/+30
* Add LLVM support for Swift.Bob Wilson2012-09-291-1/+3
* fp16-to-fp32 conversion instructions are available in Thumb mode as well.Anton Korobeynikov2012-08-181-4/+4
* Use vld1/vst1 to load/store f64 if alignment is < 4 and the target allows una...Evan Cheng2012-08-151-2/+11
* The names of VFP variants of half-to-float conversion instructions wereAnton Korobeynikov2012-08-141-7/+7
* Fix instruction description of VMOV (between two ARM core registers and two s...Richard Barton2012-07-101-4/+4
* Revert r159938 (and r159945) to appease the buildbots.Chad Rosier2012-07-091-4/+4
* Fix instruction description of VMOV (between two ARM core registers and two s...Richard Barton2012-07-091-4/+4
* Add a missing llvm.fma -> VFNMS pattern to the ARM backend.Lang Hames2012-06-211-0/+8
* Fix the order of the operands in the llvm.fma intrinsic patterns for ARM,Lang Hames2012-04-271-20/+21
* Tidy up. 80 columns, whitespace, et. al.Jim Grosbach2012-04-231-6/+6
* ARM some VFP tblgen'erated two-operand aliases.Jim Grosbach2012-04-201-16/+8
* Add more fused mul+add/sub patterns. rdar://10139676Evan Cheng2012-04-111-2/+42
OpenPOWER on IntegriCloud