summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/ARMInstrInfo.h
Commit message (Expand)AuthorAgeFilesLines
* Initial JIT support for ARM by Raul Fernandes Herbster.Evan Cheng2007-08-071-1/+49
* Remove clobbersPred. Add an OptionalDefOperand to instructions which have the...Evan Cheng2007-07-101-0/+3
* Revert the earlier change that removed the M_REMATERIALIZABLE machineDan Gohman2007-06-261-1/+0
* Replace M_REMATERIALIZIBLE and the newly-added isOtherReMaterializableLoadDan Gohman2007-06-191-0/+1
* Replace TargetInstrInfo::CanBeDuplicated() with a M_NOT_DUPLICABLE bit.Evan Cheng2007-06-191-2/+0
* Instructions with unique labels or embedded jumptables cannot be duplicated d...Evan Cheng2007-06-151-0/+2
* Add missing const qualifiers.Evan Cheng2007-05-291-5/+7
* Hooks for predication support.Evan Cheng2007-05-231-1/+6
* RemoveBranch() and InsertBranch() now returns number of instructions deleted ...Evan Cheng2007-05-181-4/+4
* PredicateInstruction returns true if the operation was successful.Evan Cheng2007-05-161-1/+1
* Removed isPredicable().Evan Cheng2007-05-161-1/+0
* Hooks for predication support.Evan Cheng2007-05-161-0/+5
* Factor GetInstSize() out of constpool island pass.Evan Cheng2007-01-291-0/+10
* Make LABEL a builtin opcode.Jim Laskey2007-01-261-5/+0
* ARM backend contribution from Apple.Evan Cheng2007-01-191-2/+65
* implement uncond branch insertion, mark branches with isBranch.Chris Lattner2006-10-241-0/+4
* change the addressing mode of the str instruction to reg+immRafael Espindola2006-08-081-0/+4
* create the raddr addressing mode that matches any register and the frame indexRafael Espindola2006-07-101-14/+0
* added a skeleton of the ARM backendRafael Espindola2006-05-141-0/+57
OpenPOWER on IntegriCloud