summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp
Commit message (Expand)AuthorAgeFilesLines
* Move all of the header files which are involved in modelling the LLVM IRChandler Carruth2013-01-021-6/+6
* LLVM sdisel normalize bit extraction of the form:Evan Cheng2012-12-191-2/+107
* Use the new script to sort the includes of every file under lib.Chandler Carruth2012-12-031-7/+7
* Added atomic 64 min/max/umin/umax instrinsics support in the ARM backend.Silviu Baranga2012-11-291-0/+9
* Rename methods like PairSRegs() to createSRegpairNode() to meet our codingWeiming Zhao2012-11-171-40/+34
* Remove hard coded registers in ARM ldrexd and strexd instructionsWeiming Zhao2012-11-161-43/+51
* Add LLVM support for Swift.Bob Wilson2012-09-291-8/+13
* Revert 'Fix a typo 'iff' => 'if''. iff is an abreviation of if and only if. S...Sylvestre Ledru2012-09-271-1/+1
* Fix a typo 'iff' => 'if'Sylvestre Ledru2012-09-271-1/+1
* Fix Doxygen issues:Dmitri Gribenko2012-09-141-1/+1
* This patch introduces A15 as a target in LLVM.Silviu Baranga2012-09-131-8/+7
* Patch to implement UMLAL/SMLAL instructions for the ARM architectureArnold Schwaighofer2012-09-041-0/+32
* Remove the CAND/COR/CXOR custom ISD nodes and their select code.Jakob Stoklund Olesen2012-08-181-120/+0
* Add missing Rfalse operand to the predicated pseudo-instructions.Jakob Stoklund Olesen2012-08-151-14/+20
* Revert 161581: Patch to implement UMLAL/SMLAL instructions for the ARMArnold Schwaighofer2012-08-121-32/+0
* Patch to implement UMLAL/SMLAL instructions for the ARM architectureArnold Schwaighofer2012-08-091-0/+32
* Clean up formatting.Jim Grosbach2012-08-011-8/+0
* Tidy up.Jim Grosbach2012-08-011-11/+4
* Make some opcode tables static and const. Allows code to avoid making copies ...Craig Topper2012-05-241-173/+219
* Test commit.Tim Northover2012-04-261-2/+0
* ARM 'vuzp.32 Dd, Dm' is a pseudo-instruction.Jim Grosbach2012-04-111-1/+2
* ARM 'vzip.32 Dd, Dm' is a pseudo-instruction.Jim Grosbach2012-04-111-1/+2
* ARM refactor more NEON VLD/VST instructions to use composite physregsJim Grosbach2012-03-061-8/+7
* ARM refactor away a bunch of VLD/VST pseudo instructions.Jim Grosbach2012-03-051-45/+37
* Remove unused variable.Duncan Sands2012-02-231-1/+0
* Optimize a couple of common patterns involving conditional moves where the falseEvan Cheng2012-02-231-3/+115
* Convert assert(0) to llvm_unreachableCraig Topper2012-02-071-2/+1
* More dead code removal (using -Wunreachable-code)David Blaikie2012-01-201-1/+0
* ARM updating VST2 pseudo-lowering fixed vs. register update.Jim Grosbach2012-01-101-1/+1
* ARM NEON assmebly parsing for VLD2 to all lanes instructions.Jim Grosbach2011-12-211-3/+14
* ARM NEON refactor VST2 w/ writeback instructions.Jim Grosbach2011-12-141-6/+15
* ARM assembly parsing and encoding for VLD2 with writeback.Jim Grosbach2011-12-091-8/+19
* ARM assembly parsing and encoding for four-register VST1.Jim Grosbach2011-11-291-1/+2
* ARM assembly parsing and encoding for three-register VST1.Jim Grosbach2011-11-291-1/+2
* ARM VST1 w/ writeback assembly parsing and encoding.Jim Grosbach2011-10-311-9/+33
* Also set addrmode6 alignment when align==size.Jakob Stoklund Olesen2011-10-271-1/+1
* ARM isel for vld1, opcode selection for register stride post-index pseudos.Jim Grosbach2011-10-271-0/+4
* ARM refactor am6offset usage for VLD1.Jim Grosbach2011-10-241-8/+34
* Fix misc warnings. Patch by Joe Abbey.Eli Friedman2011-10-181-1/+0
* Reapply r141365 now that PR11107 is fixed.Bill Wendling2011-10-101-0/+66
* Revert r141365. It was causing MultiSource/Benchmarks/MiBench/consumer-lame toBill Wendling2011-10-101-66/+0
* Disable ABS optimization for Thumb1 target, we don't have necessary instructi...Anton Korobeynikov2011-10-081-0/+3
* Peephole optimization for ABS on ARM.Anton Korobeynikov2011-10-071-0/+63
* Always merge profitable shifts on A9, not just when they have a single use.Cameron Zwarich2011-10-051-6/+2
* Remove a check from ARM shifted operand isel helper methods, which were blockingCameron Zwarich2011-10-051-10/+0
* Add braces around something that throws me for a loop.Cameron Zwarich2011-10-051-1/+2
* There is no point in setting out-parameters for a ComplexPattern function whenCameron Zwarich2011-10-051-1/+0
* Also match negative offsets for addrmode3 and addrmode5.Jakob Stoklund Olesen2011-09-231-2/+2
* Tidy up a few 80 column violations.Jim Grosbach2011-09-131-4/+4
* When performing instruction selection for LDR_PRE_IMM/LDRB_PRE_IMM, we still ...Owen Anderson2011-08-311-1/+8
OpenPOWER on IntegriCloud