summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AMDGPU/VOP3PInstructions.td
Commit message (Expand)AuthorAgeFilesLines
* [AMDGPU] deduplicate tablegen predicatesStanislav Mekhanoshin2019-11-041-2/+2
* [AMDGPU] Added MI bit IsDOTStanislav Mekhanoshin2019-09-171-0/+2
* [AMDGPU] gfx908 mAI instructions, MC partStanislav Mekhanoshin2019-07-091-0/+110
* AMDGPU: Undo sub x, c canonicalization for v2i16Matt Arsenault2019-06-191-0/+10
* [AMDGPU] gfx1011/gfx1012 targetsStanislav Mekhanoshin2019-06-141-0/+17
* [AMDGPU] gfx1010 VOP3 and VOP3P implementationStanislav Mekhanoshin2019-04-261-0/+34
* [AMDGPU] Sort out and rename multiple CI/VI predicatesStanislav Mekhanoshin2019-04-061-1/+1
* [AMDGPU] Split dot-insts featureStanislav Mekhanoshin2019-02-091-13/+29
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [AMDGPU] Separate feature dot-instsStanislav Mekhanoshin2019-01-101-4/+4
* [AMDGPU] Add new Mode Register passTim Corringham2018-12-101-1/+7
* [AMDGPU] Handle the idot8 pattern generated by FE.Farhana Aleen2018-11-011-0/+9
* DAG: Change behavior of fminnum/fmaxnum nodesMatt Arsenault2018-10-221-2/+2
* [AMDGPU] Match signed dot4/8 pattern.Farhana Aleen2018-10-041-48/+59
* [AMDGPU] Match udot8 patternFarhana Aleen2018-09-181-22/+47
* [AMDGPU] Match udot4 pattern.Farhana Aleen2018-08-291-0/+39
* [AMDGPU] Support idot2 pattern.Farhana Aleen2018-08-211-0/+20
* AMDGPU: Add clamp bit to dot intrinsicsKonstantin Zhuravlyov2018-08-011-7/+24
* [AMDGPU] [AMDGPU] Support a fdot2 pattern.Farhana Aleen2018-07-161-1/+1
* AMDGPU: Fix v_dot{4, 8}* instruction encodingKonstantin Zhuravlyov2018-05-151-4/+4
* AMDGPU: Add Vega12 and Vega20Matt Arsenault2018-04-301-54/+115
* AMDGPU: Introduce common SOP_Pseudo and VOP_Pseudo TableGen base classesNicolai Haehnle2018-03-261-2/+2
* AMDGPU: Add max-mix-insts subtarget featureMatt Arsenault2017-10-251-3/+3
* AMDGPU: Remove global isGCN predicatesMatt Arsenault2017-10-031-5/+5
* AMDGPU: Start selecting v_mad_mixhi_f16Matt Arsenault2017-09-201-1/+50
* AMDGPU: Add tied operands to v_mad_mix{lo|hi}_f16Matt Arsenault2017-09-201-11/+17
* AMDGPU: Start selecting v_mad_mixlo_f16Matt Arsenault2017-09-201-0/+16
* AMDGPU: Fix encoding of op_sel for mad_mix* opcodesMatt Arsenault2017-09-201-3/+3
* AMDGPU: Correct operand types for v_mad_mix*Matt Arsenault2017-08-301-8/+12
* [AMDGPU][MC] Added missing VOP3P opcodesDmitry Preobrazhensky2017-07-181-1/+9
* [AMDGPU][mc][gfx9] Added support of op_sel/op_sel_hi for V_MAD_MIX*Dmitry Preobrazhensky2017-07-071-8/+20
* AMDGPU: Support v2i16/v2f16 packed operationsMatt Arsenault2017-02-271-15/+15
* AMDGPU: Add VOP3P instruction formatMatt Arsenault2017-02-271-0/+82
OpenPOWER on IntegriCloud