index
:
bcm5719-llvm
meklort-10.0.0
meklort-10.0.1
ortega-7.0.1
Project Ortega BCM5719 LLVM
Raptor Computing Systems
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
llvm
/
lib
/
Target
/
AMDGPU
/
SIInstrInfo.cpp
Commit message (
Expand
)
Author
Age
Files
Lines
...
*
AMDGPU: Remove unused function
Matt Arsenault
2016-06-28
1
-27
/
+0
*
AMDGPU: Cleanup subtarget handling.
Matt Arsenault
2016-06-24
1
-18
/
+17
*
AMDGPU: readlane/writelane do not read exec
Matt Arsenault
2016-06-23
1
-1
/
+24
*
Reformat blank lines.
NAKAMURA Takumi
2016-06-20
1
-7
/
+0
*
Untabify.
NAKAMURA Takumi
2016-06-20
1
-2
/
+2
*
AMDGPU/SI: Propagate the Kill flag in storeRegToStackSlot and eliminateFrameI...
Changpeng Fang
2016-06-16
1
-2
/
+2
*
AMDGPU/SI: Refactor fixup handling for constant addrspace variables
Tom Stellard
2016-06-14
1
-1
/
+1
*
Revert "AMDGPU/SI: Refactor fixup handling for constant addrspace variables"
Tom Stellard
2016-06-14
1
-1
/
+1
*
AMDGPU/SI: Refactor fixup handling for constant addrspace variables
Tom Stellard
2016-06-14
1
-1
/
+1
*
AMDGPU/SI: Set INDEX_STRIDE for scratch coalescing
Marek Olsak
2016-06-13
1
-1
/
+3
*
AMDGPU: Fix post-RA verifier errors with trackLivenessAfterRegAlloc
Matt Arsenault
2016-06-13
1
-14
/
+16
*
Pass DebugLoc and SDLoc by const ref.
Benjamin Kramer
2016-06-12
1
-6
/
+5
*
AMDGPU: Add function for getting instruction size
Matt Arsenault
2016-06-06
1
-0
/
+49
*
AMDGPU: Handle flat in getMemOpBaseRegImmOfs
Matt Arsenault
2016-06-02
1
-0
/
+7
*
AMDGPU: Fix incorrectly setting kill flag when copying register tuples
Matt Arsenault
2016-06-02
1
-1
/
+1
*
AMDGPU: Fix verifier error when spilling SGPRs
Matt Arsenault
2016-05-21
1
-0
/
+13
*
AMDGPU: Handle cbranch vccz/vccnz
Matt Arsenault
2016-05-21
1
-0
/
+16
*
AMDGPU: Implement ReverseBranchCondition
Matt Arsenault
2016-05-21
1
-0
/
+7
*
AMDGPU: Implement AnalyzeBranch
Matt Arsenault
2016-05-21
1
-0
/
+109
*
AMDGPU: Remove verifier check for scc live ins
Matt Arsenault
2016-05-13
1
-10
/
+0
*
AMDGPU/SI: Fix bug in SIInstrInfo::insertWaitStates() uncovered by r268260
Tom Stellard
2016-05-02
1
-1
/
+2
*
AMDGPU/SI: Enable the post-ra scheduler
Tom Stellard
2016-04-30
1
-2
/
+36
*
AMDGPU/SI: Add offset field to ds_permute/ds_bpermute instructions
Tom Stellard
2016-04-29
1
-4
/
+0
*
Fix incorrect redundant expression in target AMDGPU.
Etienne Bergeron
2016-04-25
1
-1
/
+1
*
AMDGPU/SI: add llvm.amdgcn.ps.live intrinsic
Nicolai Haehnle
2016-04-22
1
-2
/
+1
*
AMDGPU: Guard VOPC instructions against incorrect commute
Nicolai Haehnle
2016-04-19
1
-3
/
+3
*
[MachineScheduler]Add support for store clustering
Jun Bum Lim
2016-04-15
1
-3
/
+3
*
AMDGPU: Run SIFoldOperands after PeepholeOptimizer
Matt Arsenault
2016-04-14
1
-0
/
+10
*
AMDGPU/SI: Fix spilling of 96-bit registers
Tom Stellard
2016-04-12
1
-0
/
+4
*
AMDGPU/SI: Add MachineBasicBlock parameter to SIInstrInfo::insertWaitStates
Tom Stellard
2016-04-07
1
-2
/
+3
*
AMDGPU: Add a shader calling convention
Nicolai Haehnle
2016-04-06
1
-3
/
+3
*
RegisterScavenger: Take a reference as enterBasicBlock() argument.
Matthias Braun
2016-04-06
1
-1
/
+1
*
AMDGPU/SI: Limit load clustering to 16 bytes instead of 4 instructions
Tom Stellard
2016-03-28
1
-8
/
+33
*
AMDGPU: Add SIWholeQuadMode pass
Nicolai Haehnle
2016-03-21
1
-0
/
+13
*
AMDGPU/SI: Clean up indentation in SIInstrInfo::getDefaultRsrcDataFormat
Michel Danzer
2016-03-16
1
-3
/
+3
*
[AMDGPU] Assembler: change v_madmk operands to have same order as mad.
Nikolay Haustov
2016-03-11
1
-15
/
+2
*
[TII] Allow getMemOpBaseRegImmOfs() to accept negative offsets. NFC.
Chad Rosier
2016-03-09
1
-3
/
+3
*
AMDGPU/SI: Add support for spiling SGPRs to scratch buffer
Tom Stellard
2016-03-04
1
-0
/
+2
*
AMDGPU: Simplify boolean conditional return statements
Matt Arsenault
2016-03-02
1
-13
/
+6
*
AMDGPU: Cleanup suggested in bug 23960
Matt Arsenault
2016-03-02
1
-6
/
+3
*
AMDGPU/SI: Implement DS_PERMUTE/DS_BPERMUTE Instruction Definitions and Intri...
Changpeng Fang
2016-03-01
1
-0
/
+4
*
AMDGPU/SI: Use v_readfirstlane to legalize SMRD with VGPR base pointer
Tom Stellard
2016-02-20
1
-229
/
+20
*
[AMDGPU] Rename $dst operand to $vdst for VOP instructions.
Tom Stellard
2016-02-16
1
-1
/
+1
*
AMDGPU/SI: Detect uniform branches and emit s_cbranch instructions
Tom Stellard
2016-02-12
1
-10
/
+59
*
AMDGPU: Set element_size in private resource descriptor
Matt Arsenault
2016-02-12
1
-0
/
+4
*
AMDGPU/SI: Make sure MIMG descriptors and samplers stay in SGPRs
Tom Stellard
2016-02-11
1
-0
/
+42
*
AMDGPU/SI: When splitting SMRD instructions, add its users to VALU worklist
Tom Stellard
2016-02-11
1
-0
/
+2
*
AMDGPU: Fix constant bus use check with subregisters
Matt Arsenault
2016-02-11
1
-4
/
+8
*
AMDGPU: Remove some purely R600 functions from AMDGPUInstrInfo
Tom Stellard
2016-02-05
1
-42
/
+0
*
AMDGPU: Move subtarget specific code out of AMDGPUInstrInfo.cpp
Tom Stellard
2016-01-28
1
-19
/
+11
[prev]
[next]