summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp
Commit message (Expand)AuthorAgeFilesLines
* [AMDGPU] Don't create MachinePointerInfos with an UndefValue pointerJay Foad2019-12-231-8/+2
* [AArch64] Static (de)allocation of SVE stack objects.Sander de Smalen2019-10-031-0/+2
* [AMDGPU] Extend buffer intrinsics with swizzlingPiotr Sobczak2019-10-021-0/+4
* Apply llvm-prefer-register-over-unsigned from clang-tidy to LLVMDaniel Sanders2019-08-151-14/+14
* [AMDGPU] Add the adjusted FP as a livein register.Michael Liao2019-07-161-8/+13
* [AMDGPU] Skip calculating callee saved registers for entry function.Michael Liao2019-07-111-1/+5
* [AMDGPU] gfx908 agpr spillingStanislav Mekhanoshin2019-07-111-1/+1
* Add parentheses to silence warning.Bill Wendling2019-07-081-6/+6
* AMDGPU: Fix unused variable in release buildMatt Arsenault2019-07-081-3/+3
* AMDGPU: Make s34 the FP registerMatt Arsenault2019-07-081-114/+394
* [NFC] A test commit to check the access permission. Removed a blank line.Christudasan Devadasan2019-07-051-1/+0
* AMDGPU: Add pass to lower SGPR spillsMatt Arsenault2019-07-031-33/+27
* [AMDGPU] Fix Livereg computation during epilogue insertionMatt Arsenault2019-06-261-1/+2
* AMDGPU: Fix unused variableMatt Arsenault2019-06-261-1/+0
* AMDGPU: Check MRI for callee saved regs instead of TRIMatt Arsenault2019-06-261-4/+2
* Don't look for the TargetFrameLowering in the implementationMatt Arsenault2019-06-251-2/+1
* [AMDGPU] Remove unused variable AllSGPRSpilledToVGPRs. NFCBjorn Pettersson2019-06-241-5/+1
* AMDGPU: Cleanup checking when spills need emergency slotsMatt Arsenault2019-06-241-7/+6
* AMDGPU: Fix ignoring DisableFramePointerElim in leaf functionsMatt Arsenault2019-06-201-11/+7
* Fix clang -Wcovered-switch-default after stack-id change by D60137Fangrui Song2019-06-171-8/+7
* Describe stack-id as an enumSander de Smalen2019-06-171-1/+12
* [AMDGPU] gfx10 conditional registers handlingStanislav Mekhanoshin2019-06-161-6/+16
* AMDGPU: Don't fix emergency stack slot at offset 0Matt Arsenault2019-06-051-16/+11
* AMDGPU: Invert frame index offset interpretationMatt Arsenault2019-06-051-90/+85
* AMDGPU: Fix not adding ImplicitBufferPtr as a live-inMatt Arsenault2019-05-311-1/+4
* AMDGPU: Don't enable all lanes with non-CSR VGPR spillsMatt Arsenault2019-05-281-39/+49
* AMDGPU: Activate all lanes when spilling CSR VGPR for SGPR spillsMatt Arsenault2019-05-241-26/+66
* [AMDGPU] gfx1010 VMEM and SMEM implementationStanislav Mekhanoshin2019-04-301-0/+22
* Enforce StackID definition in PEISander de Smalen2019-04-021-2/+2
* AMDGPU: Remove debugger related subtarget featuresMatt Arsenault2019-02-211-47/+1
* [AMDGPU] Fix CS scratch setup on pre-GCN3 ASICsCarl Ritson2019-02-081-1/+3
* GlobalISel: Fix creating MMOs with align 0Matt Arsenault2019-01-311-2/+2
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* AMDGPU: Rename isAmdCodeObjectV2 -> isAmdHsaOrMesaKonstantin Zhuravlyov2018-10-041-4/+4
* AMDGPU: Refactor Subtarget classesTom Stellard2018-07-111-15/+15
* AMDGPU: Pass function directly instead of MachineFunctionMatt Arsenault2018-05-291-7/+8
* AMDGPU: Remove #include "MCTargetDesc/AMDGPUMCTargetDesc.h" from common headersTom Stellard2018-05-221-0/+1
* AMDGPU: Assign enum name to stack IDMatt Arsenault2018-04-231-0/+1
* [AMDGPU] For OS type AMDPAL, fixed scratch on compute shaderTim Renouf2018-04-101-2/+6
* AMDGPU: Fix build warning in releaseMatt Arsenault2018-03-291-2/+0
* AMDGPU: Support realigning stackMatt Arsenault2018-03-291-8/+74
* Revert "[AMDGPU] For OS type AMDPAL, fixed scratch on compute shader"Tim Renouf2018-03-281-4/+2
* [AMDGPU] For OS type AMDPAL, fixed scratch on compute shaderTim Renouf2018-03-271-2/+4
* [AMDGPU] Scratch setup fix on AMDPAL gfx9+ merge shaderTim Renouf2018-02-261-1/+14
* MachineFunction: Return reference from getFunction(); NFCMatthias Braun2017-12-151-3/+3
* AMDGPU: Fix set but not used warnings related to AMDGPUASKonstantin Zhuravlyov2017-11-011-2/+1
* [AMDGPU] AMDPAL scratch buffer supportTim Renouf2017-09-291-2/+59
* AMDGPU: Don't spill SP reg like a normal CSRMatt Arsenault2017-09-131-0/+9
* AMDGPU: Pass special input registers to functionsMatt Arsenault2017-08-031-6/+6
* AMDGPU: Fix clobbering CSR VGPRs when spilling SGPR to itMatt Arsenault2017-08-021-3/+22
OpenPOWER on IntegriCloud