summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp
Commit message (Expand)AuthorAgeFilesLines
* [amdgpu] Remove unused header. NFC.Michael Liao2020-01-081-1/+0
* AMDGPU: Avoid folding 2 constant operands into an SALU operationDavid Stuttard2019-12-041-0/+23
* AMDGPU: Refactor treatment of denormal modeMatt Arsenault2019-11-191-4/+4
* [AMDGPU] Added assert in SIFoldOperands before ptr use. NFC.Stanislav Mekhanoshin2019-11-041-0/+1
* [AMDGPU] Enable SGPR copy foldingStanislav Mekhanoshin2019-10-251-1/+0
* [AMDGPU] Fixed asan failure in SIFoldOperandsStanislav Mekhanoshin2019-10-251-3/+4
* [AMDGPU] Fold AGPR reg_sequence initializersStanislav Mekhanoshin2019-10-251-22/+131
* [AMDGPU] Skip additional folding on the same operand.Michael Liao2019-10-241-7/+19
* [AMDGPU] Allow folding of sgpr to vgpr copyStanislav Mekhanoshin2019-10-231-2/+3
* [AMDGPU] Allow tied operand subreg foldingStanislav Mekhanoshin2019-10-221-12/+0
* AMDGPU: Erase redundant redefs of m0 in SIFoldOperandsMatt Arsenault2019-10-211-0/+21
* AMDGPU: Increase vcc liveness scan thresholdMatt Arsenault2019-10-201-2/+4
* AMDGPU: Don't fold copies to physregsMatt Arsenault2019-10-091-5/+9
* [AMDGPU] SIFoldOperands should not fold register acrocc the EXEC definitionAlexander Timofeev2019-09-301-0/+7
* [AMDGPU] gfx10 v_fmac_f16 operand foldingStanislav Mekhanoshin2019-09-251-8/+15
* [AMDGPU] w/a for gfx908 mfma SrcC literal HW bugStanislav Mekhanoshin2019-08-231-1/+5
* [AMDGPU] Prevent VGPR copies from moving across the EXEC mask definitionsAlexander Timofeev2019-08-211-0/+7
* Apply llvm-prefer-register-over-unsigned from clang-tidy to LLVMDaniel Sanders2019-08-151-6/+6
* [AMDGPU] Fix to 'Fold readlane from copy of SGPR or imm'Tim Renouf2019-08-131-0/+3
* Finish moving TargetRegisterInfo::isVirtualRegister() and friends to llvm::Re...Daniel Sanders2019-08-011-13/+10
* [AMDGPU] Fix DPP combiner check for exec modificationJay Foad2019-07-121-2/+2
* [AMDGPU] gfx908 mfma supportStanislav Mekhanoshin2019-07-111-3/+94
* AMDGPU: Write LDS objects out as global symbols in code generationNicolai Haehnle2019-06-251-6/+16
* AMDGPU: Fold frame index into MUBUFMatt Arsenault2019-06-241-10/+44
* AMDGPU: Fix folding immediate into readfirstlane through reg_sequenceMatt Arsenault2019-06-191-1/+6
* AMDGPU: Change API for checking for exec modificationMatt Arsenault2019-06-181-4/+8
* AMDGPU: Fold readlane from copy of SGPR or immMatt Arsenault2019-06-181-0/+35
* AMDGPU: Remove unnecessary check for virtual registerMatt Arsenault2019-06-181-17/+4
* AMDGPU: Support shrinking add with FI in SIFoldOperandsMatt Arsenault2019-05-031-35/+37
* AMDGPU: Replace shrunk instruction with dummy implicit_defMatt Arsenault2019-05-031-4/+8
* AMDGPU: Fix incorrect commute with sub when folding immediatesMatt Arsenault2019-05-031-1/+4
* [AMDGPU] gfx1010 allows VOP3 to have a literalStanislav Mekhanoshin2019-05-021-3/+10
* [AMDGPU] Fix an issue in `op_sel_hi` skipping.Michael Liao2019-04-221-7/+16
* AMDGPU: Remove dx10-clamp from subtarget featuresMatt Arsenault2019-03-291-1/+2
* [AMDGPU] Asm/disasm v_cndmask_b32_e64 with abs/neg source modifiersTim Renouf2019-03-181-3/+12
* [AMDGPU] Silence gcc 7 warningsStanislav Mekhanoshin2019-03-131-1/+2
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [AMDGPU] Fix scalar operand folding bug that causes SHOC performance regression.Alexander Timofeev2019-01-031-3/+7
* [AMDGPU] Fold copy (copy vgpr)Stanislav Mekhanoshin2018-09-271-0/+14
* [AMDGPU] Preliminary patch for divergence driven instruction selection. Opera...Alexander Timofeev2018-08-301-2/+25
* [AMDGPU] Fix -Wunused-variable when -DLLVM_ENABLE_ASSERTIONS=offFangrui Song2018-08-281-2/+1
* AMDGPU: Force shrinking of add/sub even if the carry is usedMatt Arsenault2018-08-281-5/+8
* AMDGPU: Shrink insts to fold immediatesMatt Arsenault2018-08-281-7/+81
* AMDGPU: Check NSZ MI flag when folding omodMatt Arsenault2018-08-121-4/+6
* AMDGPU: Fold v_lshl_or_b32 with 0 src0Matt Arsenault2018-08-061-0/+13
* AMDGPU: Refactor Subtarget classesTom Stellard2018-07-111-2/+2
* AMDGPU: Separate R600 and GCN TableGen filesTom Stellard2018-06-281-2/+2
* AMDGPU: Remove #include "MCTargetDesc/AMDGPUMCTargetDesc.h" from common headersTom Stellard2018-05-221-0/+1
* Rename DEBUG macro to LLVM_DEBUG.Nicola Zaghen2018-05-141-7/+9
* AMDGPU: Add Vega12 and Vega20Matt Arsenault2018-04-301-5/+13
OpenPOWER on IntegriCloud