summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp
Commit message (Expand)AuthorAgeFilesLines
* [AMDGPU][MC] Corrected dst/data size for MIMG opcodes with d16 modifierDmitry Preobrazhensky2018-02-051-4/+20
* AMDGPU/SI: Add decoding in the GFX80_UNPACKED decoding namespace.Changpeng Fang2018-01-301-0/+5
* [AMDGPU][MC] Added support of 64-bit image atomicsDmitry Preobrazhensky2018-01-261-3/+32
* [AMDGPU][MC][GFX9] Enable inline constants for SDWA operandsDmitry Preobrazhensky2018-01-171-2/+11
* [AMDGPU][MC][GFX8][GFX9] Added XNACK_MASK supportDmitry Preobrazhensky2018-01-101-3/+3
* [AMDGPU][MC] Added support of 256- and 512-bit tuples of ttmp registersDmitry Preobrazhensky2017-12-221-5/+30
* AMDGPU: Partially fix disassembly of MIMG instructionsMatt Arsenault2017-12-131-1/+41
* [AMDGPU][MC][GFX9] Corrected encoding of ttmp registers, disabled tba/tmaDmitry Preobrazhensky2017-12-111-14/+42
* [AMDGPU][MC][GFX8][GFX9] Corrected names of integer v_{add/addc/sub/subrev/su...Dmitry Preobrazhensky2017-11-201-0/+3
* [AMDGPU] Fix some Clang-tidy modernize-use-using and Include What You Use war...Eugene Zelenko2017-08-101-13/+28
* [AMDGPU][MC][GFX9] Added 16-bit renamed and "_legacy" VALU opcodesDmitry Preobrazhensky2017-08-091-0/+3
* AMDGPU: Add instruction definitions for some scratch_* instructionsMatt Arsenault2017-07-211-0/+7
* [AMDGPU][MC] Corrected disassembler for proper decoding of v_mqsad_u32_u8Dmitry Preobrazhensky2017-07-181-0/+5
* [AMDGPU] SDWA: several fixes for V_CVT and VOPC instructionsSam Kolton2017-06-271-1/+3
* [AMDGPU][MC][GFX9] Corrected VOP3P relevant code to fix disassembler failuresDmitry Preobrazhensky2017-06-211-2/+0
* [AMDGPU] SDWA: merge VI and GFX9 pseudo instructionsSam Kolton2017-06-211-30/+68
* Move Object format code to lib/BinaryFormat.Zachary Turner2017-06-071-1/+1
* Sort the remaining #include lines in include/... and lib/....Chandler Carruth2017-06-061-3/+2
* [AMDGPU] SDWA: add disassembler support for GFX9Sam Kolton2017-05-261-20/+73
* [AMDGPU][MC] Corrected disassembler to decode instructions with 2 literalsDmitry Preobrazhensky2017-05-191-4/+10
* AMDGPU: Fix crash when disassembling VOP3 macMatt Arsenault2017-04-101-4/+12
* AMDGPU: Add VOP3P instruction formatMatt Arsenault2017-02-271-0/+17
* AMDGPU: Fix disassembly of aperture registersMatt Arsenault2017-02-181-0/+5
* AMDGPU: Replace assert with report_fatal_errorMatt Arsenault2017-02-151-1/+2
* AMDGPU: Fix handling of 16-bit immediatesMatt Arsenault2016-12-101-25/+119
* AMDGPU: Disallow exec as SMEM instruction operandMatt Arsenault2016-11-291-4/+9
* AMDGPU: Replace assert(false) with unreachableMatt Arsenault2016-11-151-3/+11
* AMDGPU: Whitespace fixesMatt Arsenault2016-11-011-3/+3
* Move the global variables representing each Target behind accessor functionMehdi Amini2016-10-091-2/+4
* [AMDGPU] Disassembler: print label names in branch instructionsSam Kolton2016-10-061-0/+58
* Revert "[AMDGPU] Disassembler: print label names in branch instructions"Sam Kolton2016-09-261-58/+0
* [AMDGPU] Disassembler: print label names in branch instructionsSam Kolton2016-09-261-0/+58
* AMDGPU: Expand register indexing pseudos in custom inserterMatt Arsenault2016-07-191-0/+5
* AMDGPU: Fix trailing whitespaceMatt Arsenault2016-06-101-1/+1
* [AMDGPU] Disassembler: Support for sdwa instructionsSam Kolton2016-06-091-1/+5
* Fix build warning introduced in r270552 "[AMDGPU][llvm-mc] Disassembler: supp...Artem Tamazov2016-05-261-1/+2
* [AMDGPU][llvm-mc] Disassembler: support for TTMP/TBA/TMA registers.Artem Tamazov2016-05-241-42/+82
* Fixed/Recommitted r267733 "[AMDGPU][llvm-mc] Add support of TTMP quads. Rewor...Artem Tamazov2016-04-291-5/+6
* Revert "[AMDGPU][llvm-mc] Add support of TTMP quads. Rework M0 exclusion for ...Chad Rosier2016-04-271-6/+0
* [AMDGPU][llvm-mc] Add support of TTMP quads. Rework M0 exclusion for SMRD.Artem Tamazov2016-04-271-0/+6
* [AMDGPU] Disassembler: support for DPPSam Kolton2016-03-311-7/+19
* [AMDGPU] Fix SMEM instructions encoding/operand namingsValery Pykhtin2016-03-101-0/+2
* test commitValery Pykhtin2016-03-041-1/+1
* [AMDGPU] Remove unused disassembler code.Nikolay Haustov2016-03-011-2/+0
* [AMDGPU] Fix build warnings.Nikolay Haustov2016-03-011-2/+2
* [AMDGPU] Disassembler code refactored + error messages.Nikolay Haustov2016-03-011-346/+266
* [AMDGPU] Disassembler: Support for all VOP1 instructions.Nikolay Haustov2016-02-251-49/+206
* [AMDGPU] Disassembler: Added basic disassembler for AMDGPU targetTom Stellard2016-02-181-0/+302
OpenPOWER on IntegriCloud