summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp
Commit message (Expand)AuthorAgeFilesLines
* [AMDGPU] Implemented fma cost analysisStanislav Mekhanoshin2019-12-181-0/+43
* [AMDGPU] Fixed cost model for packed 16 bit opsStanislav Mekhanoshin2019-12-171-1/+13
* [ARM] Teach the Arm cost model that a Shift can be folded into other instruct...David Green2019-12-091-5/+8
* [AMDGPU] Add attribute for target loop unroll threshold defaultTim Corringham2019-11-211-1/+2
* AMDGPU: Refactor treatment of denormal modeMatt Arsenault2019-11-191-8/+11
* [AMDGPU] Tune inlining parameters for AMDGPU target (part 2)dfukalov2019-11-191-1/+1
* [AMDGPU] Fix bug introduced in 47a5c36b37f0dfukalov2019-11-071-1/+1
* [AMDGPU] Improve code size cost model (part 2)dfukalov2019-11-061-18/+98
* [AMDGPU] Improve code size cost modelDaniil Fukalov2019-10-171-1/+34
* AMDGPU: Add intrinsics for address space identificationMatt Arsenault2019-09-051-1/+16
* InferAddressSpaces: Move target intrinsic handling to TTIMatt Arsenault2019-08-141-0/+40
* AMDGPU: Support GDS atomicsNicolai Haehnle2019-07-011-2/+3
* [AMDGPU] Call isLoopExiting for blocks in the loop.Florian Hahn2019-07-011-2/+4
* AMDGPU: Consolidate some getGeneration checksMatt Arsenault2019-06-191-1/+1
* AMDGPU: Remove dx10-clamp from subtarget featuresMatt Arsenault2019-03-291-2/+9
* [AMDGPU] Add an experimental buffer fat pointer address space.Neil Henning2019-03-181-1/+2
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [AMDGPU] Add some missing always-uniform values.Neil Henning2019-01-181-0/+2
* AMDGPU: Add llvm.amdgcn.ds.ordered.add & swapMarek Olsak2019-01-161-0/+2
* AMDGPU: Remove remnants of old address space mappingMatt Arsenault2018-08-311-30/+24
* [AMDGPU] Consider loads from flat addrspace to be potentially divergentScott Linder2018-08-211-4/+6
* AMDGPU: Separate R600 and GCN TableGen filesTom Stellard2018-06-281-1/+1
* AMDGPU: Split AMDGPUTTI into GCNTTI and R600TTITom Stellard2018-05-301-35/+133
* [AMDGPU] Re-enabled 128bit wide-vector generation for local addr space by def...Farhana Aleen2018-05-281-5/+3
* Rename DEBUG macro to LLVM_DEBUG.Nicola Zaghen2018-05-141-4/+6
* [AMDGPU] Support horizontal vectorization of min/max.Farhana Aleen2018-05-091-0/+16
* [AMDGPU] Support horizontal vectorization.Farhana Aleen2018-05-011-0/+15
* AMDGPU: enable 128-bit for local addr space under an optionMarek Olsak2018-04-101-3/+5
* Revert "AMDGPU: enable 128-bit for local addr space under an option"Alex Shlyapnikov2018-04-091-5/+3
* AMDGPU: enable 128-bit for local addr space under an optionMarek Olsak2018-04-091-3/+5
* [IR][CodeGen] Remove dependency on EVT from IR/Function.cpp. Move EVT to Code...Craig Topper2018-03-291-1/+1
* Fix layering by moving ValueTypes.h from CodeGen to IRDavid Blaikie2018-03-231-1/+1
* Fix layering of MachineValueType.h by moving it from CodeGen to SupportDavid Blaikie2018-03-231-1/+1
* [AMDGPU] Supported ds_read_b128 generation; Widened vector length for local a...Farhana Aleen2018-03-091-4/+4
* [AMDGPU] Increased vector length for global/constant loads.Farhana Aleen2018-03-071-4/+30
* Revert "[AMDGPU] Widened vector length for global/constant address space."Farhana Aleen2018-03-071-30/+4
* [AMDGPU] Widened vector length for global/constant address space.Farhana Aleen2018-03-071-4/+30
* Pass Divergence Analysis data to Selection DAG to drive divergenceAlexander Timofeev2018-03-051-50/+3
* Revert "[AMDGPU] Increased vector length for global/constant loads."Konstantin Zhuravlyov2018-02-201-28/+2
* [AMDGPU] Increased vector length for global/constant loads.Mark Searles2018-02-191-2/+28
* Reapply "AMDGPU: Add 32-bit constant address space"Matt Arsenault2018-02-091-0/+1
* Revert "AMDGPU: Add 32-bit constant address space"Rafael Espindola2018-02-071-1/+0
* AMDGPU: Add 32-bit constant address spaceMarek Olsak2018-02-071-0/+1
* [AMDGPU] fix LDS f32 intrinsicsDaniil Fukalov2018-01-261-4/+7
* [AMDGPU] add LDS f32 intrinsicsDaniil Fukalov2018-01-171-0/+3
* LSR: Check more intrinsic pointer operandsMatt Arsenault2017-12-111-0/+26
* [AMDGPU] calling conventions for AMDPAL OS typeTim Renouf2017-09-291-0/+2
* AMDGPU: Don't assert in TTI with fp32 denorms enabledMatt Arsenault2017-08-311-3/+25
* [AMDGPU] Fix some Clang-tidy modernize-use-using and Include What You Use war...Eugene Zelenko2017-08-081-19/+35
* AMDGPU: Use a custom areInlineCompatibleMatt Arsenault2017-08-071-0/+13
OpenPOWER on IntegriCloud