summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp
Commit message (Expand)AuthorAgeFilesLines
...
* Revert r347871 "Fix: Add support for TFE/LWE in image intrinsic"David Stuttard2018-11-291-1/+0
* Add support for TFE/LWE in image intrinsicsDavid Stuttard2018-11-291-0/+1
* AMDGPU: Don't optimize exec masks at -O0Matt Arsenault2018-11-261-1/+2
* [AMDGPU] Add FixupVectorISel pass, currently Supports SREGs in GLOBAL LD/STRon Lieberman2018-11-161-0/+2
* Allow subclassing ExternalAAMatt Arsenault2018-11-071-7/+1
* AMDGPU: Rewrite SILowerI1Copies to always stay on SALUNicolai Haehnle2018-10-311-1/+1
* [AMDGPU] Add a pass to promote bitcast callsScott Linder2018-10-261-0/+6
* [AMDGPU] Add an AMDGPU specific atomic optimizer.Neil Henning2018-10-081-0/+12
* AMDGPU: Always run AMDGPUAlwaysInlineMatt Arsenault2018-10-031-12/+9
* AMDGPU: Expand atomicrmw nand in IRMatt Arsenault2018-10-021-0/+1
* [AMDGPU] restore r342722 which was reverted with r342743Sameer Sahasrabuddhe2018-09-251-0/+2
* revert changes from r342722Sameer Sahasrabuddhe2018-09-211-2/+0
* [AMDGPU] lower-switch in preISel as a workaround for legacy DASameer Sahasrabuddhe2018-09-211-0/+2
* AMDGPU: Stop forcing internalize at -O0Matt Arsenault2018-08-311-11/+0
* AMDGPU: Remove remnants of old address space mappingMatt Arsenault2018-08-311-1/+0
* run post-RA hazard recognizer pass lateMark Searles2018-07-161-3/+7
* AMDGPU: Refactor Subtarget classesTom Stellard2018-07-111-3/+3
* Reapply "AMDGPU: Force inlining if LDS global address is used"Matt Arsenault2018-07-101-5/+7
* Revert "AMDGPU: Force inlining if LDS global address is used"Vlad Tsyrklevich2018-07-101-7/+5
* AMDGPU: Force inlining if LDS global address is usedMatt Arsenault2018-07-091-5/+7
* [AMDGPU] Enable LICM in the BE pipelineStanislav Mekhanoshin2018-06-291-0/+1
* AMDGPU: Add pass to lower kernel arguments to loadsMatt Arsenault2018-06-261-0/+11
* [AMDGPU] Construct memory clauses before RAStanislav Mekhanoshin2018-05-311-0/+3
* AMDGPU: Split AMDGPUTTI into GCNTTI and R600TTITom Stellard2018-05-301-5/+10
* AMDGPU: Fix typo in option descriptionMatt Arsenault2018-05-291-1/+1
* [AMDGPU][Waitcnt] Remove obsolete waitcnt optionMark Searles2018-05-251-6/+0
* AMDGPU: Add pass to optimize reqd_work_group_sizeMatt Arsenault2018-05-181-0/+5
* AMDGPU: Rename OpenCL lowering pass to be R600 specific.Matt Arsenault2018-05-131-1/+2
* [AMDGPU][Waitcnt] Remove the old waitcnt passMark Searles2018-05-071-5/+1
* Remove \brief commands from doxygen comments.Adrian Prantl2018-05-011-1/+1
* AMDGPU: Initialize GlobalISel passesTom Stellard2018-04-091-0/+1
* AMDGPU: Set natural stack alignment in DataLayoutMatt Arsenault2018-03-271-2/+2
* Move TargetLoweringObjectFile from CodeGen to Target to fix layeringDavid Blaikie2018-03-231-1/+1
* [AMDGPU] Change constant addr space to 4Yaxun Liu2018-02-131-1/+1
* Reapply "AMDGPU: Add 32-bit constant address space"Matt Arsenault2018-02-091-1/+1
* Revert "AMDGPU: Add 32-bit constant address space"Rafael Espindola2018-02-071-1/+1
* AMDGPU: Add 32-bit constant address spaceMarek Olsak2018-02-071-1/+1
* [AMDGPU] Suppress redundant waitcnt instrs.Mark Searles2018-02-071-1/+1
* [AMDGPU] Switch to the new addr space mapping by defaultYaxun Liu2018-02-021-9/+0
* [NFC] fix trivial typos in comments and documentsHiroshi Inoue2018-01-291-1/+1
* Split MachineLICM into EarlyMachineLICM and MachineLICM; NFCMatthias Braun2018-01-191-1/+1
* (Re-landing) Expose a TargetMachine::getTargetTransformInfo functionSanjoy Das2017-12-221-5/+3
* Revert "Expose a TargetMachine::getTargetTransformInfo function"Sanjoy Das2017-12-211-3/+5
* Expose a TargetMachine::getTargetTransformInfo functionSanjoy Das2017-12-211-5/+3
* AMDGPU: Partial ILP scheduler port from SelectionDAG to SchedulingDAG (experi...Valery Pykhtin2017-11-201-0/+15
* Fix a bunch more layering of CodeGen headers that are in TargetDavid Blaikie2017-11-171-1/+1
* [AMDGPU] Change alloca addr space of r600 to 5 for amdgiz environmentYaxun Liu2017-11-061-0/+4
* [AMDGPU] Clean up symbols in the global namespace.Benjamin Kramer2017-10-311-1/+1
* Revert "TargetMachine: Merge TargetMachine and LLVMTargetMachine"Matthias Braun2017-10-121-6/+6
* TargetMachine: Merge TargetMachine and LLVMTargetMachineMatthias Braun2017-10-121-6/+6
OpenPOWER on IntegriCloud